{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T05:28:03Z","timestamp":1750310883460,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642325724"},{"type":"electronic","value":"9783642325731"}],"license":[{"start":{"date-parts":[[2012,1,1]],"date-time":"2012-01-01T00:00:00Z","timestamp":1325376000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-32573-1_47","type":"book-chapter","created":{"date-parts":[[2012,7,23]],"date-time":"2012-07-23T02:58:33Z","timestamp":1343012313000},"page":"275-281","source":"Crossref","is-referenced-by-count":5,"title":["Implementation of LFSR Counter Using CMOS VLSI Technology"],"prefix":"10.1007","author":[{"given":"M. Mahaboob","family":"Basha","sequence":"first","affiliation":[]},{"given":"Towfeeq","family":"Fairooz","sequence":"additional","affiliation":[]},{"given":"Nisar","family":"Hundewale","sequence":"additional","affiliation":[]},{"given":"K. Vasudeva","family":"Reddy","sequence":"additional","affiliation":[]},{"given":"B.","family":"Pradeep","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"unstructured":"Weste, N., Benerjee, H.: CMOS VLSI Design: A Circuits and Systems Perspective, 3\/e (2006)","key":"47_CR1"},{"unstructured":"Sicard, E., Delmas Bendhia, S.: Basic CMOS Cell Design. McGraw Hill Publishers (2005)","key":"47_CR2"},{"unstructured":"Kang, S.-M., Leblebici, Y.: CMOS Digital Integrated Circuits-Analysis and Design (2003)","key":"47_CR3"},{"unstructured":"Wakerly, J.F.: Digital Design-Principles and practices. Prentice Hall Publishers (2005)","key":"47_CR4"},{"unstructured":"Weste, N., Kamran: Principles & Applications of CMOS Logic. Addison-Wesley Publishers (1993)","key":"47_CR5"},{"issue":"1","key":"47_CR6","doi-asserted-by":"publisher","first-page":"122","DOI":"10.1109\/TIT.1969.1054260","volume":"IT-15","author":"J.L. Massey","year":"1969","unstructured":"Massey, J.L.: On the Shift register Synthesis & BCH Decoding. IEEE Transactions. Information Theory\u00a0IT-15(1), 122\u2013127 (1969)","journal-title":"IEEE Transactions. Information Theory"},{"unstructured":"Singh, A., Servin, O., Lee, E.: LutfiBustami: 4017 CMOS LED Chaser Counter, A project (2004)","key":"47_CR7"},{"unstructured":"Brock, T.B.: Linear Feedback Shift Registers and Cyclic Codes in SAGE. Rose-Hulman Undergraduate Mathematics Journal\u00a07(2) (2006)","key":"47_CR8"},{"issue":"5","key":"47_CR9","doi-asserted-by":"publisher","first-page":"633","DOI":"10.1109\/92.894170","volume":"8","author":"K. Chakrabarty","year":"2000","unstructured":"Chakrabarty, K., Murray, B., Iyengar, V.: Deterministic Built-in Test Pattern Generation for High-Performance Circuits Using Twisted- Ring Counters. IEEE Journals on VLSI Sytems\u00a08(5), 633\u2013636 (2000)","journal-title":"IEEE Journals on VLSI Sytems"},{"doi-asserted-by":"crossref","unstructured":"Yano, K.: Top down pass-Transistor Logic Design. IEEE Journal of Solid-state Circuits\u00a031(6) (1996)","key":"47_CR10","DOI":"10.1109\/4.509865"},{"doi-asserted-by":"crossref","unstructured":"Yano, K.: A 3.8 CMOS 16 * 16 \u2013b multiplier using complementary pass-transistor Logic. IEEE Journal of Solid-state Circuits\u00a025(2) (1990)","key":"47_CR11","DOI":"10.1109\/4.52161"},{"unstructured":"Yu, Z.: An Investigation into the Security of Self-timed Circuits: LFSR design and Implementation, Thesis, ch. 5 (2003)","key":"47_CR12"},{"unstructured":"Govindarajulu, S., et al.: Design of High Performance Dynamic CMOS Circuits in Deep Submicron Technology. International Journal of Engineering Science and Technology\u00a02(7) (2010)","key":"47_CR13"}],"container-title":["Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering","Signal Processing and Information Technology"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-32573-1_47","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,4]],"date-time":"2019-05-04T00:53:24Z","timestamp":1556931204000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-32573-1_47"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642325724","9783642325731"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-32573-1_47","relation":{},"ISSN":["1867-8211","1867-822X"],"issn-type":[{"type":"print","value":"1867-8211"},{"type":"electronic","value":"1867-822X"}],"subject":[],"published":{"date-parts":[[2012]]}}}