{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,7]],"date-time":"2025-04-07T01:10:05Z","timestamp":1743988205646,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642326448"},{"type":"electronic","value":"9783642326455"}],"license":[{"start":{"date-parts":[[2012,1,1]],"date-time":"2012-01-01T00:00:00Z","timestamp":1325376000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-32645-5_53","type":"book-chapter","created":{"date-parts":[[2012,8,21]],"date-time":"2012-08-21T08:05:43Z","timestamp":1345536343000},"page":"420-427","source":"Crossref","is-referenced-by-count":0,"title":["An Efficient Application Mapping for Coarse-Grained Reconfigurable Architectures"],"prefix":"10.1007","author":[{"given":"Jonghee","family":"Yoon","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kabsu","family":"Han","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Doosan","family":"Cho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jeonghun","family":"Cho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"53_CR1","doi-asserted-by":"publisher","first-page":"633","DOI":"10.1007\/978-3-642-24106-2_80","volume":"206","author":"D. Cho","year":"2011","unstructured":"Cho, D.: A memory access pattern based data distribution technique for array processors. Convergence and Hybrid Information Technology\u00a0206, 633\u2013640 (2011)","journal-title":"Convergence and Hybrid Information Technology"},{"key":"53_CR2","first-page":"3","volume-title":"2001 IEEE International Workshop on Proceedings of the Workload Characterization, WWC-4","author":"M.R. Guthaus","year":"2001","unstructured":"Guthaus, M.R., Ringenberg, J.S., Ernst, D., Austin, T.M., Mudge, T., Brown, R.B.: Mibench: A free, commercially representative embedded benchmark suite. In: 2001 IEEE International Workshop on Proceedings of the Workload Characterization, WWC-4, pp. 3\u201314. IEEE Computer Society, Washington, DC (2001)"},{"key":"53_CR3","unstructured":"Kim, Y., Kiemb, M., Park, C., Jung, J., Choi, K.: Resource sharing and pipelining in coarse-grained reconfigurable architecture for domain-specific optimization. In: Proceedings of the Conference on Design, Automation and Test in Europe, vol.\u00a01, pp. 12\u201317 (2005)"},{"key":"53_CR4","unstructured":"Mei, B., Vernalde, S., Verkest, D., Lauwereins, R.: Design methodology for a tightly coupled vliw\/reconfigurable matrix architecture: A case study. In: Proceedings of the Conference on Design, Automation and Test in Europe, vol.\u00a02 (2004)"},{"key":"53_CR5","unstructured":"University of\u00a0Dortmund. Icd-c compiler framework"},{"key":"53_CR6","doi-asserted-by":"crossref","unstructured":"Ramakrishna Rau, B.: Iterative modulo scheduling: an algorithm for software pipelining loops. In: Proceedings of the 27th Annual International Symposium on Microarchitecture, MICRO 27, pp. 63\u201374 (1994)","DOI":"10.1145\/192724.192731"},{"key":"53_CR7","doi-asserted-by":"publisher","first-page":"9","DOI":"10.1007\/BF01205181","volume":"7","author":"B.R. Rau","year":"1993","unstructured":"Rau, B.R., Fisher, J.A.: Instruction-level parallel processing: history, overview, and perspective. J. Supercomput.\u00a07, 9\u201350 (1993)","journal-title":"J. Supercomput."},{"key":"53_CR8","doi-asserted-by":"publisher","first-page":"465","DOI":"10.1109\/12.859540","volume":"49","author":"H. Singh","year":"2000","unstructured":"Singh, H., Lee, M.-H., Lu, G., Bagherzadeh, N., Kurdahi, F.J., Filho, E.M.C.: Morphosys: An integrated reconfigurable system for data-parallel and computation-intensive applications. IEEE Trans. Comput.\u00a049, 465\u2013481 (2000)","journal-title":"IEEE Trans. Comput."}],"container-title":["Lecture Notes in Computer Science","Convergence and Hybrid Information Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-32645-5_53","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,7]],"date-time":"2025-04-07T00:52:26Z","timestamp":1743987146000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-32645-5_53"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642326448","9783642326455"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-32645-5_53","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2012]]}}}