{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,7]],"date-time":"2025-04-07T02:40:04Z","timestamp":1743993604166,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642326851"},{"type":"electronic","value":"9783642326868"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-32686-8_26","type":"book-chapter","created":{"date-parts":[[2012,8,22]],"date-time":"2012-08-22T02:57:34Z","timestamp":1345604254000},"page":"280-294","source":"Crossref","is-referenced-by-count":15,"title":["Scalable MapReduce Framework on FPGA Accelerated Commodity Hardware"],"prefix":"10.1007","author":[{"given":"Dong","family":"Yin","sequence":"first","affiliation":[]},{"given":"Ge","family":"Li","sequence":"additional","affiliation":[]},{"given":"Ke-di","family":"Huang","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"26_CR1","unstructured":"Dean, J., Ghemawat, S.: MapReduce: Simplified Data Processing on Large Clusters. In: OSDI 2004: Sixth Symposium on Operating System Design and Implementation, pp. 10\u201323 (2004)"},{"key":"26_CR2","unstructured":"Apache Group, Apache Hadoop (2008), http:\/\/hadoop.apache.org"},{"key":"26_CR3","doi-asserted-by":"crossref","unstructured":"Chu, C.-T., Kim, S.K., Lin, Y.-A., Yu, Y., Bradski, G., Ng, A.Y., Olukotun, K.: Map-Reduce for Machine Learning on Multicore, MapReduce: Simplified Data Processing on Large Clusters. In: Advances in Neural Information Processing Systems, pp. 281\u2013288. MIT Press (2007)","DOI":"10.7551\/mitpress\/7503.003.0040"},{"key":"26_CR4","doi-asserted-by":"crossref","unstructured":"Ranger, C., Raghuraman, R., Penmetsa, A., Bradski, G., Kozyrakis, C.: Evaluating MapReduce for multi-core and multiprocessor systems. In: HPCA 2007: IEEE 13th International Symposium on High-Performance Computer Architecture, pp. 13\u201324 (2007)","DOI":"10.1109\/HPCA.2007.346181"},{"key":"26_CR5","doi-asserted-by":"crossref","unstructured":"Yoo, R.M., Romano, A., Kozyrakis, C.: Phoenix rebirth: Scalable MapReduce on a large-scale shared-memory system. In: IISWC 2009: 2009 IEEE International Symposium on Workload Characterization, pp. 198\u2013207 (2009)","DOI":"10.1109\/IISWC.2009.5306783"},{"key":"26_CR6","doi-asserted-by":"crossref","unstructured":"He, B., Fang, W., Luo, Q., Govindaraju, N.K., Wang, T.: Mars: A MapReduce framework on graphics processors. In: PACT 2008: 17th International Conference on Parallel Architectures and Compilation Techniques, pp. 260\u2013269 (2008)","DOI":"10.1145\/1454115.1454152"},{"key":"26_CR7","doi-asserted-by":"crossref","unstructured":"Yeung, J.H.C., Tsang, C.C., Tsoi, K.H., Kwan, B.S.H., Cheung, C.C.C., Chan, A.P.C., Leong, P.H.W.: Map-reduce as a Programming Model for Custom Computing Machines. In: FCCM 2008: 16th IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 149\u2013159 (2008)","DOI":"10.1109\/FCCM.2008.19"},{"key":"26_CR8","doi-asserted-by":"crossref","unstructured":"Yi, S., Wang, B., Yan, J., Wang, Y., Xu, N., Yang, H.: FPMR: MapReduce framework on FPGA. In: FPGA 2010: Proceedings of the 18th Annual ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, pp. 93\u2013102 (2010)","DOI":"10.1145\/1723112.1723129"},{"key":"26_CR9","unstructured":"NetFPGA Group (2010), http:\/\/netfpga.org"},{"key":"26_CR10","unstructured":"Condie, T., Conway, N., Alvaro, P., Hellerstein, J.M., Elmeleegy, K., Sears, R.: MapReduce Online, EECS Department, University of California, Berkeley, Tech-Rep. UCB\/EECS-2009-136 (2009), http:\/\/www.eecs.berkeley.edu\/Pubs\/TechRpts\/2009\/EECS-2009-136.html"},{"key":"26_CR11","unstructured":"Mao, Y., Morris, R., Frans Kaashoek, M.: Optimizing MapReduce for Multicore Architectures, Computer Science and Artificial Intelligence Lab (CSAIL), Massachusetts Institute of Technology, Tech-Rep. MIT-CSAIL-TR-2010-020 (2010)"},{"issue":"3","key":"26_CR12","doi-asserted-by":"publisher","first-page":"50","DOI":"10.1109\/MC.2007.79","volume":"40","author":"M.C. Herbordt","year":"2007","unstructured":"Herbordt, M.C., Van Court, T., Gu, Y., Sukhwani, B., Conti, A., Model, J., Di Sabello, D.: Achieving High Performance with FPGA-Based Computing. Computer\u00a040(3), 50\u201357 (2007)","journal-title":"Computer"},{"key":"26_CR13","doi-asserted-by":"crossref","unstructured":"Unnikrishnan, D., Vadlamani, R., Liao, Y., Dwaraki, A., Crenne, J., Gao, L., Tessier, R.: Scalable network virtualization using FPGAs. In: FPGA 2010: Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, pp. 219\u2013228 (2010)","DOI":"10.1145\/1723112.1723150"}],"container-title":["Lecture Notes in Computer Science","Internet of Things, Smart Spaces, and Next Generation Networking"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-32686-8_26.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,7]],"date-time":"2025-04-07T02:14:07Z","timestamp":1743992047000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-32686-8_26"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642326851","9783642326868"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-32686-8_26","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2012]]}}}