{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T16:22:51Z","timestamp":1775665371065,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783642326912","type":"print"},{"value":"9783642326929","type":"electronic"}],"license":[{"start":{"date-parts":[[2012,1,1]],"date-time":"2012-01-01T00:00:00Z","timestamp":1325376000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-32692-9_60","type":"book-chapter","created":{"date-parts":[[2012,8,21]],"date-time":"2012-08-21T14:07:17Z","timestamp":1345558037000},"page":"480-487","source":"Crossref","is-referenced-by-count":2,"title":["Asynchronous Circuit Design on an FPGA: MIPS Processor Case Study"],"prefix":"10.1007","author":[{"given":"Seung-Joon","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deok-Young","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Young-Woong","family":"Ko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jeong-Gun","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"60_CR1","unstructured":"Semiconductor Industry Association, International Technology Roadmap for Semiconductor (2009), http:\/\/www.itrs.net\/links\/2009ITRS\/~Home2009.html"},{"issue":"3","key":"60_CR2","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1109\/MDT.1994.303848","volume":"11","author":"S. Hauck","year":"1994","unstructured":"Hauck, S., Burns, S., Borriello, G., Ebeling, C.: An FPGA for implementing asynchronous circuits. IEEE Design & Test of Computers\u00a011(3), 60\u201369 (1994)","journal-title":"IEEE Design & Test of Computers"},{"key":"60_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"355","DOI":"10.1007\/978-3-540-45234-8_35","volume-title":"Field Programmable Logic and Application","author":"A. Royal","year":"2003","unstructured":"Royal, A., Cheung, P.Y.K.: Globally Asynchronous Locally Synchronous FPGA Architectures. In: Cheung, P.Y.K., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol.\u00a02778, pp. 355\u2013364. Springer, Heidelberg (2003)"},{"key":"60_CR4","doi-asserted-by":"crossref","unstructured":"LaFrieda, C., Hill, B., Manohar, R.: An Asynchronous FPGA with Two-Phase Enable-Scaled Routing. In: Proc. of IEEE International Symposium on Asynchronous Circuits and Systems (May 2010)","DOI":"10.1109\/ASYNC.2010.23"},{"key":"60_CR5","doi-asserted-by":"crossref","unstructured":"Brunvand, E., Michell, M., Smith, K.: A comparison of self-timed design using FPGA, CMOS, and GaAs technologies. In: Proc. of International Conf. Computer Design, pp. 76\u201380 (October 1992)","DOI":"10.1109\/ICCD.1992.276203"},{"key":"60_CR6","doi-asserted-by":"crossref","unstructured":"Lee, J.-G., Oh, M.-H., Lee, D.-Y., Ko, Y.-W.: 472 MHz Throughput Asynchronous FIFO Design On a Virtex-5 FPGA Device. IEICE Electronic Express (ELEX) (May 2011)","DOI":"10.1587\/elex.8.676"},{"key":"60_CR7","doi-asserted-by":"publisher","first-page":"247","DOI":"10.1109\/92.502196","volume":"4","author":"S.B. Furber","year":"1996","unstructured":"Furber, S.B., Day, P.: Four-phase micropipeline latch control circuits. IEEE Transactions on VLSI Systems\u00a04, 247\u2013253 (1996)","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"60_CR8","unstructured":"Xilinx: Virtex-5 Libraries Guide for HDL Designs (June 2010)"},{"key":"60_CR9","unstructured":"Xilinx: ISE Design Suite Software Manuals and Help (September 2010)"},{"key":"60_CR10","doi-asserted-by":"crossref","unstructured":"Harris, D., Harris, S.: Digital Design and Computer Architecture: From Gates to Processors. Elsevier Science Pub. Co. (April 2007)","DOI":"10.1016\/B978-012370497-9\/50007-X"},{"issue":"3","key":"60_CR11","doi-asserted-by":"publisher","first-page":"48","DOI":"10.1109\/MDT.1994.303847","volume":"11","author":"R.F. Sproull","year":"1994","unstructured":"Sproull, R.F., Sutherland, I.E., Molnar, C.E.: The counterflow pipeline processor architecture. IEEE Design & Test of Computers\u00a011(3), 48\u201359 (1994)","journal-title":"IEEE Design & Test of Computers"},{"key":"60_CR12","unstructured":"Gilbert, D.A., Garside, J.D.: A result forwarding mechanism for asynchronous pipelined systems. In: Proc. International Symposium on Asynchronous Circuits and Systems (April 1997)"},{"issue":"6","key":"60_CR13","doi-asserted-by":"publisher","first-page":"1155","DOI":"10.1109\/TCAD.2008.923254","volume":"27","author":"A. Shrivastava","year":"2008","unstructured":"Shrivastava, A., Park, S., Earlie, E., Dutt, N.D., Nicolau, A., Paek, Y.: Automatic Design Space Exploration of Register Bypasses in Embedded Processors. IEEE Trans. on CAD of Integrated Circuits and Systems\u00a027(6), 1155\u20131159 (2008)","journal-title":"IEEE Trans. on CAD of Integrated Circuits and Systems"}],"container-title":["Communications in Computer and Information Science","Convergence and Hybrid Information Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-32692-9_60","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,7]],"date-time":"2025-04-07T01:10:36Z","timestamp":1743988236000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-32692-9_60"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642326912","9783642326929"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-32692-9_60","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"value":"1865-0929","type":"print"},{"value":"1865-0937","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012]]}}}