{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,11,11]],"date-time":"2026-11-11T20:32:41Z","timestamp":1794429161429,"version":"4.9.1"},"publisher-location":"Berlin, Heidelberg","reference-count":24,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783642328190","type":"print"},{"value":"9783642328206","type":"electronic"}],"license":[{"start":{"date-parts":[[2012,1,1]],"date-time":"2012-01-01T00:00:00Z","timestamp":1325376000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-32820-6_12","type":"book-chapter","created":{"date-parts":[[2012,8,23]],"date-time":"2012-08-23T08:26:25Z","timestamp":1345710385000},"page":"102-114","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["CRAW\/P: A Workload Partition Method for the Efficient Parallel Simulation of Manycores"],"prefix":"10.1007","author":[{"given":"Shuai","family":"Jiao","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Paolo","family":"Ienne","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaochun","family":"Ye","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Da","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dongrui","family":"Fan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ninghui","family":"Sun","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","reference":[{"key":"12_CR1","doi-asserted-by":"crossref","unstructured":"Howard, J., Dighe, S., Hoskote, Y., et al.: A 48-Core IA-32 Message-Passing Processor with DVFS in 45nm CMOS. In: Proceedings of the International Solid-State Circuits Conference, ISSCC 2010 (February 2010)","DOI":"10.1109\/ISSCC.2010.5434077"},{"key":"12_CR2","doi-asserted-by":"crossref","unstructured":"Vangal, S., et al.: An 80-Tile 1.28 TFLOPS Network-on-Chip in 65nm CMOS. In: IEEE International Solid-State Circuits Conference, ISSCC 2007. Digest of Technical Papers, pp. 98\u2013589 (2007)","DOI":"10.1109\/ISSCC.2007.373606"},{"key":"12_CR3","doi-asserted-by":"crossref","unstructured":"Bell, S., et al.: TILE64 processor: A 64-core SoC with mesh interconnect. In: Proceedings of the International Solid-State Circuits Conference, ISSCC 2008 (February 2008)","DOI":"10.1109\/ISSCC.2008.4523070"},{"key":"12_CR4","unstructured":"The TILE-GxTM Processor Family, Tilera (2009), http:\/\/www.tilera.com\/products\/processors"},{"key":"12_CR5","doi-asserted-by":"crossref","unstructured":"Fan, D., Zhang, H., Wang, D., et al.: High-Efficient Architecture of Godson-T Many-Core Processor. In: Proceedings of Hot Chips 23. IEEE Computer Society (2011)","DOI":"10.1109\/HOTCHIPS.2011.7477489"},{"key":"12_CR6","doi-asserted-by":"crossref","unstructured":"Kelm, J.H., Johnson, D.R., Johnson, M.R., et al.: Rigel: An Architecture and Scalable Programming. In: ISCA 2009 (2009)","DOI":"10.1145\/1555754.1555774"},{"key":"12_CR7","doi-asserted-by":"crossref","unstructured":"Burger, D., Austin, T.: The SimpleScalar tool set, version 2.0. Technical Report TR-1342, University of Wisconsin-Madison Computer Sciences Department (June 1997)","DOI":"10.1145\/268806.268810"},{"key":"12_CR8","doi-asserted-by":"publisher","first-page":"4","DOI":"10.1109\/MM.2006.82","volume":"26","author":"N.L. Binkert","year":"2006","unstructured":"Binkert, N.L., Dreslinski, R.G., Hsu, L.R., Lim, K.T., Saidi, A.G., Reinhardt, S.K.: The M5 Simulator: Modeling Networked Systems. IEEE Micro\u00a026, 4 (2006)","journal-title":"IEEE Micro"},{"issue":"2","key":"12_CR9","doi-asserted-by":"publisher","first-page":"50","DOI":"10.1109\/2.982916","volume":"35","author":"P.S. Magnusson","year":"2002","unstructured":"Magnusson, P.S., et al.: Simics: A Full System Simulation Platform. IEEE Computer\u00a035(2), 50\u201358 (2002)","journal-title":"IEEE Computer"},{"key":"12_CR10","doi-asserted-by":"crossref","unstructured":"Chidester, M.C., George, A.D.: Parallel simulation of chip-multiprocessor architectures. Proceedings of ACM Trans. Model. Comput. Simul., 176\u2013200 (2002)","DOI":"10.1145\/643114.643116"},{"key":"12_CR11","first-page":"251","volume":"2","author":"J.S. Steinman","year":"1992","unstructured":"Steinman, J.S.: SPEEDES: A Multiple-Synchronization Environment for Parallel Discrete-Event Simulation. International Journal in Computer Simulation\u00a02, 251\u2013286 (1992)","journal-title":"International Journal in Computer Simulation"},{"issue":"5","key":"12_CR12","doi-asserted-by":"publisher","first-page":"440","DOI":"10.1109\/TSE.1979.230182","volume":"5","author":"K. Chandy","year":"1979","unstructured":"Chandy, K.: Distributed Simulation: A Case Study in Design and Verification of Distributed Programs. IEEE Transactions on Software Engineering\u00a05(5), 440\u2013452 (1979)","journal-title":"IEEE Transactions on Software Engineering"},{"issue":"4","key":"12_CR13","doi-asserted-by":"publisher","first-page":"12","DOI":"10.1109\/4434.895100","volume":"8","author":"S.S. Mukherjee","year":"2000","unstructured":"Mukherjee, S.S., Reinhardt, S.: Wisconsin Wind Tunnel II: A Fast, Portable Parallel Architecture Simulator. IEEE Concurrency\u00a08(4), 12\u201320 (2000)","journal-title":"IEEE Concurrency"},{"issue":"2","key":"12_CR14","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1145\/1577129.1577134","volume":"37","author":"J. Chen","year":"2009","unstructured":"Chen, J., Annavaram, M., Dubois, M.: SlackSim: A Platform for Parallel Simulations of CMPs on CMPs. SIGARCH Comput. Archit. News\u00a037(2), 20\u201329 (2009)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"12_CR15","doi-asserted-by":"crossref","unstructured":"Miller, J.E.: Graphite: A distributed parallel simulator for multicores. In: HPCA 2010: The 16th IEEE International Symposium on High-Performance Computer Architecture (2010)","DOI":"10.1109\/HPCA.2010.5416635"},{"key":"12_CR16","doi-asserted-by":"crossref","unstructured":"Wang, K., Zhang, Y., Wang, H., Shen, X.: Parallelization of IBM mambo system simulator in functional modes. Operating Systems Review, 71\u201376 (2008)","DOI":"10.1145\/1341312.1341325"},{"key":"12_CR17","doi-asserted-by":"crossref","unstructured":"Chiou, D., Sunwoo, D.: FPGA-Accelerated Simulation Technologies (FAST): Fast, Full-System, Cycle Accurate Simulators. In: MICRO 2007: Proceedings of the 40th Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 249\u2013261 (2007)","DOI":"10.1109\/MICRO.2007.36"},{"issue":"2","key":"12_CR18","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1534916.1534925","volume":"2","author":"E.S. Chung","year":"2009","unstructured":"Chung, E.S., Papamichael, M.K., Nurvitadhi, E., Hoe, J.C., Mai, K., Falsa, B.: ProtoFlex: Towards Scalable, Full System Multiprocessor Simulations Using FPGAs. ACM Trans. Recongurable Technol. Syst.\u00a02(2), 1\u201332 (2009)","journal-title":"ACM Trans. Recongurable Technol. Syst."},{"key":"12_CR19","unstructured":"Dave, N.: Implementing a functional\/timing partitioned microprocessor simulator with an FPGA. In: 2nd Workshop on Architecture Research using FPGA Platforms, WARFP 2006 (February 2006)"},{"issue":"2","key":"12_CR20","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1145\/1577129.1577133","volume":"37","author":"M. Monchiero","year":"2009","unstructured":"Monchiero, M., Ahn, J.H., Falcon, A., Ortega, D., Faraboschi, P.: How to simulate 1000 cores. SIGARCH Comput. Archit. News\u00a037(2), 10\u201319 (2009)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"12_CR21","doi-asserted-by":"crossref","unstructured":"Dybdahl, H.: An Adaptive Shared\/Private NUCA Cache Partioning Scheme for Chip Multiprocessors. In: Proc. of the Int. Symposium on High Performance Architecture (HPCA), pp. 2\u201312 (2007)","DOI":"10.1109\/HPCA.2007.346180"},{"key":"12_CR22","doi-asserted-by":"crossref","unstructured":"Huiwei, L., et al.: P-GAS: Parallelizing a Cycle-Accurate Event-Driven Many-Core Processor Simulator Using Parallel Discrete Event Simulation. In: 24th ACM\/IEEE\/SCS Workshop on Principle of Advanced and Distributed Simulation (PADS 2010), Atlanta, USA (June 2010)","DOI":"10.1109\/PADS.2010.5471655"},{"key":"12_CR23","doi-asserted-by":"crossref","unstructured":"Jefferson, D., Beckman, B., Wieland, F., Blume, L., Diloreto, M.: Time warp operating system. In: Proceedings of the 11th ACM Symposium on Operating System Principles, pp. 77\u201393 (1987)","DOI":"10.1145\/37499.37508"},{"key":"12_CR24","doi-asserted-by":"crossref","unstructured":"Das, S.R., Fujimoto, R., Panesar, K.S., Allison, D., Hybinette, M.: GTW: a time warp system for shared memory multiprocessors. In: Winter Simulation Conference, pp. 1332\u20131339 (1994)","DOI":"10.1109\/WSC.1994.717527"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2012 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-32820-6_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,7]],"date-time":"2025-04-07T00:19:38Z","timestamp":1743985178000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-32820-6_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642328190","9783642328206"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-32820-6_12","relation":{"is-part-of":[{"id-type":"doi","id":"https:\/\/doi.org\/10.1007\/978-3-642-32820-6","asserted-by":"object"}]},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}