{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T20:50:56Z","timestamp":1777495856870,"version":"3.51.4"},"publisher-location":"Berlin, Heidelberg","reference-count":23,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783642330261","type":"print"},{"value":"9783642330278","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-33027-8_29","type":"book-chapter","created":{"date-parts":[[2012,9,5]],"date-time":"2012-09-05T12:52:20Z","timestamp":1346849540000},"page":"494-511","source":"Crossref","is-referenced-by-count":34,"title":["Pushing the Limits of High-Speed GF(2 m ) Elliptic Curve Scalar Multiplication on FPGAs"],"prefix":"10.1007","author":[{"given":"Chester","family":"Rebeiro","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sujoy Sinha","family":"Roy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Debdeep","family":"Mukhopadhyay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"11","key":"29_CR1","doi-asserted-by":"publisher","first-page":"1443","DOI":"10.1109\/TC.2008.133","volume":"57","author":"B. Ansari","year":"2008","unstructured":"Ansari, B., Hasan, M.: High-performance architecture of elliptic curve scalar multiplication. IEEE Transactions on Computers\u00a057(11), 1443\u20131453 (2008)","journal-title":"IEEE Transactions on Computers"},{"issue":"99","key":"29_CR2","first-page":"1","volume":"PP","author":"R. Azarderakhsh","year":"2011","unstructured":"Azarderakhsh, R., Reyhani-Masoleh, A.: Efficient FPGA Implementations of Point Multiplication on Binary Edwards and Generalized Hessian Curves Using Gaussian Normal Basis. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a0PP(99), 1 (2011)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"29_CR3","doi-asserted-by":"crossref","unstructured":"Bednara, M., Daldrup, M., von zur Gathen, J., Shokrollahi, J., Teich, J.: Reconfigurable Implementation of Elliptic Curve Crypto Algorithms. In: Proceedings of the International Parallel and Distributed Processing Symposium, IPDPS 2002, Abstracts and CD-ROM, pp. 157\u2013164 (2002)","DOI":"10.1109\/IPDPS.2002.1016557"},{"issue":"8","key":"29_CR4","doi-asserted-by":"publisher","first-page":"1508","DOI":"10.1109\/TVLSI.2010.2051343","volume":"19","author":"C. Rebeiro","year":"2011","unstructured":"Rebeiro, C., Roy, S.S., Reddy, D.S., Mukhopadhyay, D.: Revisiting the Itoh Tsujii Inversion Algorithm for FPGA Platforms. IEEE Transactions on VLSI Systems\u00a019(8), 1508\u20131512 (2011)","journal-title":"IEEE Transactions on VLSI Systems"},{"issue":"2","key":"29_CR5","doi-asserted-by":"publisher","first-page":"198","DOI":"10.1109\/TVLSI.2007.912228","volume":"16","author":"W.N. Chelton","year":"2008","unstructured":"Chelton, W.N., Benaissa, M.: Fast Elliptic Curve Cryptography on FPGA. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a016(2), 198\u2013205 (2008)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"29_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"349","DOI":"10.1007\/3-540-36400-5_26","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2002","author":"N. Gura","year":"2003","unstructured":"Gura, N., Shantz, S.C., Eberle, H., Gupta, S., Gupta, V., Finchelstein, D., Goupy, E., Stebila, D.: An End-to-End Systems Approach to Elliptic Curve Cryptography. In: Kaliski Jr., B.S., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2002. LNCS, vol.\u00a02523, pp. 349\u2013365. Springer, Heidelberg (2003)"},{"issue":"3","key":"29_CR7","doi-asserted-by":"publisher","first-page":"171","DOI":"10.1016\/0890-5401(88)90024-7","volume":"78","author":"T. Itoh","year":"1988","unstructured":"Itoh, T., Tsujii, S.: A Fast Algorithm For Computing Multiplicative Inverses in GF(2\n                    m\n                  ) Using Normal Bases. Inf. Comput.\u00a078(3), 171\u2013177 (1988)","journal-title":"Inf. Comput."},{"key":"29_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"331","DOI":"10.1007\/978-3-642-05445-7_21","volume-title":"Selected Areas in Cryptography","author":"K.U. J\u00e4rvinen","year":"2009","unstructured":"J\u00e4rvinen, K.U.: On Repeated Squarings in Binary Fields. In: Jacobson Jr., M.J., Rijmen, V., Safavi-Naini, R. (eds.) SAC 2009. LNCS, vol.\u00a05867, pp. 331\u2013349. Springer, Heidelberg (2009)"},{"issue":"9","key":"29_CR9","doi-asserted-by":"publisher","first-page":"1162","DOI":"10.1109\/TVLSI.2008.2000728","volume":"16","author":"K. J\u00e4rvinen","year":"2008","unstructured":"J\u00e4rvinen, K., Skytta, J.: On parallelization of high-speed processors for elliptic curve cryptography. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a016(9), 1162\u20131175 (2008)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"10","key":"29_CR10","first-page":"893","volume":"54","author":"C.H. Kim","year":"2008","unstructured":"Kim, C.H., Kwon, S., Hong, C.P.: FPGA Implementation of High Performance Elliptic Curve Cryptographic processor over GF(2163). Journal of Systems Architecture - Embedded Systems Design\u00a054(10), 893\u2013900 (2008)","journal-title":"Journal of Systems Architecture - Embedded Systems Design"},{"key":"29_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"316","DOI":"10.1007\/3-540-48059-5_27","volume-title":"Cryptographic Hardware and Embedded Systems","author":"J. L\u00f3pez","year":"1999","unstructured":"L\u00f3pez, J., Dahab, R.: Fast Multiplication on Elliptic Curves over GF(2m) without Precomputation. In: Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 1999. LNCS, vol.\u00a01717, pp. 316\u2013327. Springer, Heidelberg (1999)"},{"key":"29_CR12","doi-asserted-by":"publisher","first-page":"486","DOI":"10.1109\/ITCC.2004.1286701","volume-title":"ITCC 2004: Proceedings of the International Conference on Information Technology: Coding and Computing (ITCC 2004)","author":"J. Lutz","year":"2004","unstructured":"Lutz, J., Hasan, A.: High Performance FPGA based Elliptic Curve Cryptographic Co-Processor. In: ITCC 2004: Proceedings of the International Conference on Information Technology: Coding and Computing (ITCC 2004), vol.\u00a02, p. 486. IEEE Computer Society, Washington, DC (2004)"},{"key":"29_CR13","unstructured":"Menezes, A.J., van Oorschot, P.C., Vanstone, S.A.: Handbook of Applied Cryptography. CRC Press (2001)"},{"key":"29_CR14","doi-asserted-by":"publisher","first-page":"243","DOI":"10.1090\/S0025-5718-1987-0866113-7","volume":"48","author":"P.L. Montgomery","year":"1987","unstructured":"Montgomery, P.L.: Speeding the pollard and elliptic curve methods of factorization. Mathematics of Computation\u00a048, 243\u2013264 (1987)","journal-title":"Mathematics of Computation"},{"key":"29_CR15","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"41","DOI":"10.1007\/3-540-44499-8_3","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2000","author":"G. Orlando","year":"2000","unstructured":"Orlando, G., Paar, C.: A High-Performance Reconfigurable Elliptic Curve Processor for GF(2m). In: Paar, C., Ko\u00e7, \u00c7.K. (eds.) CHES 2000. LNCS, vol.\u00a01965, pp. 41\u201356. Springer, Heidelberg (2000)"},{"key":"29_CR16","doi-asserted-by":"crossref","unstructured":"Pu, Q., Huang, J.: A Microcoded Elliptic Curve Processor for GF(2\n                    m\n                  ) Using FPGA Technology. In: 2006 International Conference on Communications, Circuits and Systems Proceedings, vol.\u00a04, pp. 2771\u20132775 (June 2006)","DOI":"10.1109\/ICCCAS.2006.285243"},{"key":"29_CR17","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"376","DOI":"10.1007\/978-3-540-89754-5_29","volume-title":"Progress in Cryptology - INDOCRYPT 2008","author":"C. Rebeiro","year":"2008","unstructured":"Rebeiro, C., Mukhopadhyay, D.: High Speed Compact Elliptic Curve Cryptoprocessor for FPGA Platforms. In: Chowdhury, D.R., Rijmen, V., Das, A. (eds.) INDOCRYPT 2008. LNCS, vol.\u00a05365, pp. 376\u2013388. Springer, Heidelberg (2008)"},{"key":"29_CR18","doi-asserted-by":"publisher","first-page":"706","DOI":"10.1109\/VLSI.2008.65","volume-title":"VLSID 2008: Proceedings of the 21st International Conference on VLSI Design","author":"C. Rebeiro","year":"2008","unstructured":"Rebeiro, C., Mukhopadhyay, D.: Power Attack Resistant Efficient FPGA Architecture for Karatsuba Multiplier. In: VLSID 2008: Proceedings of the 21st International Conference on VLSI Design, pp. 706\u2013711. IEEE Computer Society, Washington, DC (2008)"},{"key":"29_CR19","doi-asserted-by":"crossref","unstructured":"Roy, S.S., Rebeiro, C., Mukhopadhyay, D.: Theoretical Modeling of the Itoh-Tsujii Inversion Algorithm for Enhanced Performance on k-LUT based FPGAs. In: Design, Automation, and Test in Europe, DATE 2011 (2011)","DOI":"10.1109\/DATE.2011.5763197"},{"key":"29_CR20","unstructured":"Saqib, N.A., Rodr\u00ediguez-Henr\u00edquez, F., Diaz-Perez, A.: A Parallel Architecture for Fast Computation of Elliptic Curve Scalar Multiplication Over GF(2\n                    m\n                  ). In: Proceedings of the 18th International Parallel and Distributed Processing Symposium (April 2004)"},{"key":"29_CR21","unstructured":"I. C. Society. IEEE Standard Specifications for Public-key Cryptography (2000)"},{"key":"29_CR22","unstructured":"U.S. Department of Commerce, National Institute of Standards and Technology. Digital signature standard (DSS) (2000)"},{"issue":"3","key":"29_CR23","doi-asserted-by":"publisher","first-page":"534","DOI":"10.1145\/1015047.1015052","volume":"3","author":"T. Wollinger","year":"2004","unstructured":"Wollinger, T., Guajardo, J., Paar, C.: Security on FPGAs: State-of-the-art Implementations and Attacks. Trans. on Embedded Computing Sys.\u00a03(3), 534\u2013574 (2004)","journal-title":"Trans. on Embedded Computing Sys."}],"container-title":["Lecture Notes in Computer Science","Cryptographic Hardware and Embedded Systems \u2013 CHES 2012"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-33027-8_29.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,4]],"date-time":"2021-05-04T11:52:08Z","timestamp":1620129128000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-33027-8_29"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642330261","9783642330278"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-33027-8_29","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012]]}}}