{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T14:59:49Z","timestamp":1725893989278},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642330773"},{"type":"electronic","value":"9783642330780"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-33078-0_28","type":"book-chapter","created":{"date-parts":[[2012,9,3]],"date-time":"2012-09-03T21:37:49Z","timestamp":1346708269000},"page":"392-404","source":"Crossref","is-referenced-by-count":2,"title":["Fault Recovery Technique for TMR Softcore Processor System Using Partial Reconfiguration"],"prefix":"10.1007","author":[{"given":"Makoto","family":"Fujino","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroki","family":"Tanaka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoshihiro","family":"Ichinomiya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Motoki","family":"Amagasaki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Morihiro","family":"Kuga","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"Iida","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Toshinori","family":"Sueyoshi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"1","key":"28_CR1","doi-asserted-by":"publisher","first-page":"47","DOI":"10.1016\/S0026-2714(00)00095-0","volume":"41","author":"A. Teramoto","year":"2001","unstructured":"Teramoto, A., et al.: Time-dependent dielectric breakdown of SiO2 films in a wide electric field range. Microelectronics Reliability\u00a041(1), 47\u201352 (2001)","journal-title":"Microelectronics Reliability"},{"key":"28_CR2","doi-asserted-by":"publisher","first-page":"278","DOI":"10.1103\/PhysRevLett.78.278","volume":"78","author":"M. Schimschak","year":"1997","unstructured":"Schimschak, M., Krug, J.: Surface Electromigration as a Moving Boundary Value Problem. PRL\u00a078, 278 (1997)","journal-title":"PRL"},{"key":"28_CR3","first-page":"180","volume-title":"Fault-Tolerance Techniques for SRAM-based FPGAs","author":"F.L. Kastensmidt","year":"2006","unstructured":"Kastensmidt, F.L., et al.: Fault-Tolerance Techniques for SRAM-based FPGAs, p. 180. Vishwani D. Agrawal Springer, Netherlands (2006)"},{"key":"28_CR4","unstructured":"Carmichael, C., et al.: Correcting Single-Event Upsets Through Virtex Partial Configuration. Xilinx Application Note, XAPP216 (v1.0), June 1 (2000)"},{"issue":"3","key":"28_CR5","doi-asserted-by":"publisher","first-page":"35","DOI":"10.4156\/jnit.vol2.issue3.3","volume":"2","author":"Y. Ichinomiya","year":"2011","unstructured":"Ichinomiya, Y., et al.: Improving the Soft-error Tolerability of a Softcore Processor on an FPGA using Triple Modular Redundancy and Partial Reconfiguration. JNIT: Jounal of Next Generation Information Technology\u00a02(3), 35\u201348 (2011)","journal-title":"JNIT: Jounal of Next Generation Information Technology"},{"key":"28_CR6","unstructured":"Plasma - most MIPS(TM) opcode: Overview: OpenCores, \n                    \n                      http:\/\/opencores.org\/project,plasma,overview"},{"key":"28_CR7","unstructured":"Xilinx Inc., SEU Strategies for Virtex-5 Devices, XAPP864(v2.0) (April 2010)"},{"key":"28_CR8","unstructured":"Xilinx, Virtex-6 FPGA Configuration User Guide, UG360 (v3.2), November 1 (2010)"},{"key":"28_CR9","unstructured":"Fujino, M., et al.: Reliable Softcore Processor System using TMR and Dynamic Reconfiguration. In: JCEEE 2011, September 26 (2011)"},{"key":"28_CR10","unstructured":"Usagawa, S., et al.: Relocation of Partial Reconfiguration Data for Dynamic Reconfigurable System. IEICE Technical Report RECONF2011-30, September 26, pp. 49\u201354 (2011) (in Japanese)"},{"key":"28_CR11","unstructured":"Xilinx Inc., PlanAhead Reconfiguration Tutorial, UG743(v13.3) (October 2011)"}],"container-title":["Lecture Notes in Computer Science","Algorithms and Architectures for Parallel Processing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-33078-0_28.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,4]],"date-time":"2021-05-04T11:54:30Z","timestamp":1620129270000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-33078-0_28"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642330773","9783642330780"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-33078-0_28","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2012]]}}}