{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:12:36Z","timestamp":1747807956241},"publisher-location":"Berlin, Heidelberg","reference-count":26,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642336539"},{"type":"electronic","value":"9783642336546"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-33654-6_3","type":"book-chapter","created":{"date-parts":[[2012,9,18]],"date-time":"2012-09-18T03:47:41Z","timestamp":1347940061000},"page":"38-50","source":"Crossref","is-referenced-by-count":14,"title":["Completeness-Driven Development"],"prefix":"10.1007","author":[{"given":"Rolf","family":"Drechsler","sequence":"first","affiliation":[]},{"given":"Melanie","family":"Diepenbeck","sequence":"additional","affiliation":[]},{"given":"Daniel","family":"Gro\u00dfe","sequence":"additional","affiliation":[]},{"given":"Ulrich","family":"K\u00fchne","sequence":"additional","affiliation":[]},{"given":"Hoang M.","family":"Le","sequence":"additional","affiliation":[]},{"given":"Julia","family":"Seiter","sequence":"additional","affiliation":[]},{"given":"Mathias","family":"Soeken","sequence":"additional","affiliation":[]},{"given":"Robert","family":"Wille","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"3_CR1","unstructured":"Wilson Research Group and Mentor Graphics: 2010-2011 Functional Verification Study (2011)"},{"key":"3_CR2","doi-asserted-by":"crossref","unstructured":"Bailey, B., Martin, G., Piziali, A.: ESL Design and Verification: A Prescription for Electronic System Level Methodology. Morgan Kaufmann\/Elsevier (2007)","DOI":"10.1016\/B978-012373551-5\/50065-4"},{"key":"3_CR3","doi-asserted-by":"crossref","unstructured":"Cai, L., Gajski, D.: Transaction level modeling: an overview. In: IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis, pp. 19\u201324 (2003)","DOI":"10.1145\/944645.944651"},{"key":"3_CR4","doi-asserted-by":"crossref","unstructured":"Ghenassia, F.: Transaction-Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems. Springer (2006)","DOI":"10.1007\/b137175"},{"key":"3_CR5","unstructured":"Accellera Systems Initiative: SystemC (2012), \n                    \n                      http:\/\/www.systemc.org"},{"key":"3_CR6","doi-asserted-by":"crossref","unstructured":"Black, D.C., Donovan, J.: SystemC: From the Ground Up. Springer-Verlag New York, Inc. (2005)","DOI":"10.1007\/0-387-30864-4"},{"key":"3_CR7","doi-asserted-by":"crossref","unstructured":"Gro\u00dfe, D., Drechsler, R.: Quality-Driven SystemC Design. Springer (2010)","DOI":"10.1007\/978-90-481-3631-5"},{"key":"3_CR8","unstructured":"Aynsley, J.: OSCI TLM-2.0 Language Reference Manual. Open SystemC Initiative (OSCI) (2009)"},{"key":"3_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"528","DOI":"10.1007\/3-540-45319-9_36","volume-title":"Tools and Algorithms for the Construction and Analysis of Systems","author":"H. Chockler","year":"2001","unstructured":"Chockler, H., Kupferman, O., Vardi, M.Y.: Coverage Metrics for Temporal Logic Model Checking. In: Margaria, T., Yi, W. (eds.) TACAS 2001. LNCS, vol.\u00a02031, pp. 528\u2013542. Springer, Heidelberg (2001)"},{"key":"3_CR10","doi-asserted-by":"crossref","unstructured":"Claessen, K.: A coverage analysis for safety property lists. In: Int\u2019l Conf. on Formal Methods in CAD, pp. 139\u2013145 (2007)","DOI":"10.1109\/FAMCAD.2007.32"},{"issue":"7","key":"3_CR11","doi-asserted-by":"crossref","first-page":"1305","DOI":"10.1109\/TCAD.2008.925790","volume":"27","author":"D. Gro\u00dfe","year":"2008","unstructured":"Gro\u00dfe, D., K\u00fchne, U., Drechsler, R.: Analyzing functional coverage in bounded model checking. IEEE Trans. on CAD\u00a027(7), 1305\u20131314 (2008)","journal-title":"IEEE Trans. on CAD"},{"key":"3_CR12","doi-asserted-by":"crossref","unstructured":"Chockler, H., Kroening, D., Purandare, M.: Coverage in interpolation-based model checking. In: Design Automation Conf., pp. 182\u2013187 (2010)","DOI":"10.1145\/1837274.1837320"},{"key":"3_CR13","doi-asserted-by":"crossref","unstructured":"Haedicke, F., Gro\u00dfe, D., Drechsler, R.: A guiding coverage metric for formal verification. In: Design, Automation and Test in Europe, pp. 617\u2013622 (2012)","DOI":"10.1109\/DATE.2012.6176546"},{"key":"3_CR14","unstructured":"Bormann, J., Beyer, S., Maggiore, A., Siegel, M., Skalberg, S., Blackmore, T., Bruno, F.: Complete formal verification of Tricore2 and other processors. In: Design and Verification Conference, DVCon (2007)"},{"issue":"2","key":"3_CR15","doi-asserted-by":"publisher","first-page":"152","DOI":"10.1007\/s10703-009-0075-z","volume":"35","author":"C. Helmstetter","year":"2009","unstructured":"Helmstetter, C., Maraninchi, F., Maillet-Contoz, L.: Full simulation coverage for SystemC transaction-level models of systems-on-a-chip. Formal Methods in System Design\u00a035(2), 152\u2013189 (2009)","journal-title":"Formal Methods in System Design"},{"key":"3_CR16","unstructured":"Heckeler, P., Behrend, J., Kropf, T., Ruf, J., Weiss, R., Rosenstiel, W.: State-based coverage analysis and UML-driven equivalence checking for C++ state machines. In: FM+AM 2010. Lecture Notes in Informatics, vol.\u00a0P-179, pp. 49\u201362 (September 2010)"},{"key":"3_CR17","doi-asserted-by":"crossref","unstructured":"Bombieri, N., Fummi, F., Pravadelli, G., Hampton, M., Letombe, F.: Functional qualification of TLM verification. In: Design, Automation and Test in Europe, pp. 190\u2013195 (2009)","DOI":"10.1109\/DATE.2009.5090656"},{"issue":"4","key":"3_CR18","first-page":"37","volume":"16","author":"A. Sen","year":"2011","unstructured":"Sen, A.: Concurrency-oriented verification and coverage of system-level designs. ACM Trans. Design Autom. Electr. Syst.\u00a016(4), 37 (2011)","journal-title":"ACM Trans. Design Autom. Electr. Syst."},{"key":"3_CR19","doi-asserted-by":"crossref","unstructured":"Apvrille, L.: Ttool for diplodocus: an environment for design space exploration. In: Proceedings of the 8th International Conference on New Technologies in Distributed Systems, NOTERE 2008 (2008)","DOI":"10.1145\/1416729.1416764"},{"key":"3_CR20","doi-asserted-by":"crossref","unstructured":"Le, H.M., Gro\u00dfe, D., Drechsler, R.: Towards analyzing functional coverage in SystemC TLM property checking. In: IEEE International High Level Design Validation and Test Workshop, pp. 67\u201374 (2010)","DOI":"10.1109\/HLDVT.2010.5496658"},{"key":"3_CR21","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"72","DOI":"10.1007\/978-3-642-30476-7_5","volume-title":"Theory and Practice of Model Transformations","author":"S. Andova","year":"2012","unstructured":"Andova, S., van den Brand, M.G.J., Engelen, L.: Reusable and Correct Endogenous Model Transformations. In: Hu, Z., de Lara, J. (eds.) ICMT 2012. LNCS, vol.\u00a07307, pp. 72\u201388. Springer, Heidelberg (2012)"},{"key":"3_CR22","unstructured":"North, D.: Behavior Modification: The evolution of behavior-driven development. Better Software 8(3) (2006)"},{"key":"3_CR23","volume-title":"Test Driven Development: By Example","author":"K. Beck","year":"2002","unstructured":"Beck, K.: Test Driven Development: By Example. Addison-Wesley Longman Publishing Co., Inc., Boston (2002)"},{"key":"3_CR24","doi-asserted-by":"crossref","unstructured":"Tabakov, D., Vardi, M., Kamhi, G., Singerman, E.: A temporal language for SystemC. In: Int\u2019l Conf. on Formal Methods in CAD, pp. 1\u20139 (2008)","DOI":"10.1109\/FMCAD.2008.ECP.26"},{"key":"3_CR25","doi-asserted-by":"crossref","unstructured":"Gro\u00dfe, D., Le, H.M., Drechsler, R.: Proving transaction and system-level properties of untimed SystemC TLM designs. In: ACM & IEEE International Conference on Formal Methods and Models for Codesign, pp. 113\u2013122 (2010)","DOI":"10.1109\/MEMCOD.2010.5558643"},{"key":"3_CR26","unstructured":"Fazzino, F., Watson, A.: M1 core (2012), \n                    \n                      http:\/\/opencores.org\/project,m1_core"}],"container-title":["Lecture Notes in Computer Science","Graph Transformations"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-33654-6_3.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,4]],"date-time":"2021-05-04T12:17:53Z","timestamp":1620130673000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-33654-6_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642336539","9783642336546"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-33654-6_3","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2012]]}}}