{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,8]],"date-time":"2025-04-08T04:26:54Z","timestamp":1744086414449,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":25,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642336775"},{"type":"electronic","value":"9783642336782"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-33678-2_10","type":"book-chapter","created":{"date-parts":[[2012,9,6]],"date-time":"2012-09-06T15:02:42Z","timestamp":1346943762000},"page":"111-124","source":"Crossref","is-referenced-by-count":6,"title":["Cross-Level Compositional Reliability Analysis for Embedded Systems"],"prefix":"10.1007","author":[{"given":"Michael","family":"Gla\u00df","sequence":"first","affiliation":[]},{"given":"Heng","family":"Yu","sequence":"additional","affiliation":[]},{"given":"Felix","family":"Reimann","sequence":"additional","affiliation":[]},{"given":"J\u00fcrgen","family":"Teich","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"10_CR1","unstructured":"Council, J.E.D.E.: Failure mechanisms and models for semiconductor devices. JEDEC Publication JEP122-F (2010)"},{"key":"10_CR2","doi-asserted-by":"crossref","unstructured":"Eles, P., Izosimov, V., Pop, P., Peng, Z.: Synthesis of fault-tolerant embedded systems. In: Proc.\u00a0of DATE 2008, pp. 1117\u20131122 (2008)","DOI":"10.1109\/DATE.2008.4484825"},{"key":"10_CR3","doi-asserted-by":"crossref","unstructured":"Ernst, D., et al.: Razor: A low-power pipeline based on circuit-level timing speculation. In: Microarchitecture 2003, pp. 7\u201318 (2003)","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"10_CR4","doi-asserted-by":"crossref","unstructured":"Gla\u00df, M., Lukasiewycz, M., Reimann, F., Haubelt, C., Teich, J.: Symbolic system level reliability analysis. In: Proc. of ICCAD 2010, pp. 185\u2013189 (2010)","DOI":"10.1109\/ICCAD.2010.5654134"},{"issue":"5","key":"10_CR5","doi-asserted-by":"publisher","first-page":"603","DOI":"10.1109\/TVLSI.2008.917574","volume":"16","author":"Z. Gu","year":"2008","unstructured":"Gu, Z., Zhu, C., Shang, L., Dick, R.: Application-specific MPSoC reliability optimization. IEEE Trans. on Very Large Scale Integration Systems\u00a016(5), 603\u2013608 (2008)","journal-title":"IEEE Trans. on Very Large Scale Integration Systems"},{"key":"10_CR6","doi-asserted-by":"crossref","unstructured":"Israr, A., Huss, S.: Specification and design considerations for reliable embedded systems. In: Proc. of DATE 2008, pp. 1111\u20131116 (2008)","DOI":"10.1109\/DATE.2008.4484824"},{"key":"10_CR7","unstructured":"Izosimov, V., Pop, P., Eles, P., Peng, Z.: Synthesis of fault-tolerant schedules with transparency\/performance trade-offs for distributed embedded systems. In: Proc. of DAC 2004, pp. 550\u2013555 (2004)"},{"issue":"1","key":"10_CR8","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1109\/JSSC.2006.885049","volume":"42","author":"A.S. Leon","year":"2007","unstructured":"Leon, A.S., Tam, K.W., Shin, J.L., Weisner, D., Schumacher, F.: A Power-Efficient High-Throughput 32-Thread SPARC Processor. IEEE Journal of Solid-State Circuits\u00a042(1), 7\u201316 (2007)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"10_CR9","doi-asserted-by":"crossref","unstructured":"Lukasiewycz, M., Gla\u00df, M., Reimann, F., Teich, J.: Opt4J - A Modular Framework for Meta-heuristic Optimization. In: Proc. of GECCO 2011, pp. 1723\u20131730 (2011)","DOI":"10.1145\/2001576.2001808"},{"key":"10_CR10","unstructured":"McGregor, J., Stafford, J., Cho, I.: Measuring component reliability. In: Proceedings of 6th ICSE Workshop on Component-based Software Engineering (2003)"},{"issue":"3","key":"10_CR11","doi-asserted-by":"publisher","first-page":"241","DOI":"10.1016\/S0164-1212(02)00080-8","volume":"66","author":"R. Reussner","year":"2003","unstructured":"Reussner, R., Schmidt, H., Poernomo, I.: Reliability prediction for component-based software architectures. Systems & Software\u00a066(3), 241\u2013252 (2003)","journal-title":"Systems & Software"},{"key":"10_CR12","doi-asserted-by":"crossref","unstructured":"Sander, B., Schnerr, J., Bringmann, O.: ESL power analysis of embedded processors for temperature and reliability estimations. In: Proc.\u00a0of CODES+ISSS 2009, pp. 239\u2013248 (2009)","DOI":"10.1145\/1629435.1629469"},{"key":"10_CR13","doi-asserted-by":"publisher","first-page":"33","DOI":"10.1016\/0026-2714(81)90544-8","volume":"21","author":"G. Schnable","year":"1981","unstructured":"Schnable, G., Comizzoli, R.: CMOS integrated circuit reliability. Microelectronics Reliability\u00a021, 33\u201350 (1981)","journal-title":"Microelectronics Reliability"},{"key":"10_CR14","doi-asserted-by":"crossref","unstructured":"Skadron, K., Stan, M., Huang, W., Velusamy, S., Sankaranarayanan, K., Tarjan, D.: Temperature-aware microarchitecture. In: ACM SIGARCH Computer Architecture News, vol.\u00a031, pp. 2\u201313 (2003)","DOI":"10.1145\/871656.859620"},{"issue":"2-3","key":"10_CR15","doi-asserted-by":"publisher","first-page":"265","DOI":"10.1147\/rd.462.0265","volume":"46","author":"J. Stathis","year":"2002","unstructured":"Stathis, J.: Reliability limits for the gate insulator in CMOS technology. IBM Journal of Research and Development\u00a046(2-3), 265\u2013286 (2002)","journal-title":"IBM Journal of Research and Development"},{"issue":"10","key":"10_CR16","doi-asserted-by":"publisher","first-page":"751","DOI":"10.1016\/j.sysarc.2007.01.005","volume":"53","author":"T. Streichert","year":"2007","unstructured":"Streichert, T., Gla\u00df, M., Haubelt, C., Teich, J.: Design space exploration of reliable networked embedded systems. J.\u00a0on Systems Architecture\u00a053(10), 751\u2013763 (2007)","journal-title":"J.\u00a0on Systems Architecture"},{"key":"10_CR17","doi-asserted-by":"crossref","unstructured":"Ting, L., May, J., Hunter, W., McPherson, J.: AC electromigration characterization and modeling of multilayeredinterconnects. In: 31st Annual International Reliability Physics Symposium, pp. 311\u2013316 (1993)","DOI":"10.1109\/RELPHY.1993.283282"},{"key":"10_CR18","doi-asserted-by":"crossref","unstructured":"Tosun, S., Mansouri, N., Arvas, E., Kandemir, M., Xie, Y.: Reliability-centric high-level synthesis. In: Proc.\u00a0of DATE 2005, pp. 1258\u20131263 (2005)","DOI":"10.1109\/DATE.2005.258"},{"key":"10_CR19","unstructured":"Wandeler, E., Thiele, L.: Real-Time Calculus (RTC) Toolbox, http:\/\/www.mpa.ethz.ch\/Rtctoolbox"},{"key":"10_CR20","doi-asserted-by":"publisher","first-page":"1172","DOI":"10.1063\/1.1396632","volume":"79","author":"B. Wei","year":"2001","unstructured":"Wei, B., Vajtai, R., Ajayan, P.: Reliability and current carrying capacity of carbon nanotubes. Applied Physics Letters\u00a079, 1172\u20131174 (2001)","journal-title":"Applied Physics Letters"},{"key":"10_CR21","doi-asserted-by":"crossref","unstructured":"Wirthlin, M., Johnson, E., Rollins, N., Caffrey, M., Graham, P.: The reliability of FPGA circuit designs in the presence of radiation induced configuration upsets. In: Proc.\u00a0of FCCM 2003, pp. 133\u2013142 (2003)","DOI":"10.1109\/FPGA.2003.1227249"},{"key":"10_CR22","doi-asserted-by":"crossref","unstructured":"Xiang, Y., Chantem, T., Dick, R.P., Hu, X.S., Shang, L.: System-Level Reliability Modeling for MPSoCs. In: Proc.\u00a0of CODES+ISSS 2010, pp. 297\u2013306 (2010)","DOI":"10.1145\/1878961.1879013"},{"issue":"1","key":"10_CR23","doi-asserted-by":"publisher","first-page":"87","DOI":"10.1007\/s11265-007-0057-6","volume":"49","author":"Y. Xie","year":"2007","unstructured":"Xie, Y., Li, L., Kandemir, M., Vijaykrishnan, N., Irwin, M.J.: Reliability-aware co-synthesis for embedded systems. VLSI Signal Processing\u00a049(1), 87\u201399 (2007)","journal-title":"VLSI Signal Processing"},{"key":"10_CR24","doi-asserted-by":"crossref","unstructured":"Zhang, Y., Dick, R., Chakrabarty, K.: Energy-aware deterministic fault tolerance in distributed real-time embedded systems. In: Proc. of DATE 2005, pp. 372\u2013377 (2005)","DOI":"10.21236\/ADA439596"},{"key":"10_CR25","doi-asserted-by":"crossref","unstructured":"Zhu, C., Gu, Z., Dick, R., Shang, L.: Reliable multiprocessor system-on-chip synthesis. In: Proc.\u00a0of CODES+ISSS 2007, pp. 239\u2013244 (2007)","DOI":"10.1145\/1289816.1289874"}],"container-title":["Lecture Notes in Computer Science","Computer Safety, Reliability, and Security"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-33678-2_10.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,7]],"date-time":"2025-04-07T23:25:13Z","timestamp":1744068313000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-33678-2_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642336775","9783642336782"],"references-count":25,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-33678-2_10","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2012]]}}}