{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,16]],"date-time":"2025-10-16T20:19:22Z","timestamp":1760645962525,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642340611"},{"type":"electronic","value":"9783642340628"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-34062-8_83","type":"book-chapter","created":{"date-parts":[[2012,9,7]],"date-time":"2012-09-07T08:52:58Z","timestamp":1347007978000},"page":"640-647","source":"Crossref","is-referenced-by-count":4,"title":["Reliable NoC Mapping Based on Scatter Search"],"prefix":"10.1007","author":[{"given":"Qianqi","family":"Le","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guowu","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"William N. N.","family":"Hung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wensheng","family":"Guo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"83_CR1","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1109\/TCAD.2008.2010691","volume":"28","author":"R. Marculescu","year":"2009","unstructured":"Marculescu, R., Ogras, U.Y., Peh, L.-S., Jerger, N.E., Hoskote, Y.: Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a028, 3\u201321 (2009)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"83_CR2","doi-asserted-by":"publisher","first-page":"1163","DOI":"10.1080\/00207217.2010.512105","volume":"97","author":"M.V.C. Silva da","year":"2010","unstructured":"da Silva, M.V.C., Nedjah, N., Mourelle, L.M.: Power-aware multi-objectives evolutionary optimization for application mapping on NoC platforms. International Journal of Electronic\u00a097, 1163\u20131179 (2010)","journal-title":"International Journal of Electronic"},{"key":"83_CR3","volume-title":"A guide to the theory of NP completeness","author":"M.R. Garey","year":"1990","unstructured":"Garey, M.R., Johnson, D.S.: A guide to the theory of NP completeness. W. H. Freeman & Co., New York (1990)"},{"issue":"4","key":"83_CR4","doi-asserted-by":"publisher","first-page":"383","DOI":"10.1016\/j.compstruct.2004.09.031","volume":"70","author":"A. Rama Mohan Rao","year":"2005","unstructured":"Rama Mohan Rao, A., Arvind, N.: A Scatter Search Algorithm for Stacking Sequence Optimisation of Laminate Composites. Composite Structures\u00a070(4), 383\u2013402 (2005)","journal-title":"Composite Structures"},{"key":"83_CR5","doi-asserted-by":"crossref","unstructured":"Lei, T., Kumar, S.: A two-step genetic algorithm for mapping task graphs to network on chip architecture. In: Proceedings of the Digital System Design, pp. 180\u2013187 (2003)","DOI":"10.1109\/DSD.2003.1231923"},{"key":"83_CR6","doi-asserted-by":"crossref","unstructured":"Hu, J., Marculescu, R.: Energy-aware mapping for tile-Based NoC architecture under performance constraints. In: Design Automation Conference, Proceedings of the ASP-DAC 2003, pp. 233\u2013239 (2003)","DOI":"10.1145\/1119772.1119818"},{"key":"83_CR7","doi-asserted-by":"crossref","unstructured":"Muralimanohart, N., Modarressi, M., Tavakkol, A., Sarbazi-Azad, H.: Aplication-Aware Topology Reconfiguration for On-Chip Networks. IEEE Transactions on Very Large Scale Integration Systems, 2010\u20132022 (November 2011)","DOI":"10.1109\/TVLSI.2010.2066586"},{"key":"83_CR8","doi-asserted-by":"crossref","unstructured":"Chou, C.-L., Marculescu, R.: Contention-aware Application Mapping for Network-on-Chip Communication Architectures. In: ICCD 2008, pp. 164\u2013169 (2008)","DOI":"10.1109\/ICCD.2008.4751856"},{"key":"83_CR9","doi-asserted-by":"crossref","unstructured":"Sahu, P.K., Venkatesh, P., Gollapalli, S.: Application Mapping onto Mesh Structured Network-on-Chip Using Particle Swarm Optimization. In: 2011 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 335\u2013336 (2011)","DOI":"10.1109\/ISVLSI.2011.21"},{"key":"83_CR10","doi-asserted-by":"crossref","unstructured":"Das, R., Eachempati, S., Mishra, A.K., Narayanan, V., Das, C.R.: Design and Evaluation of a Hierarchical On-Chip Interconnect for Next-Generation CMPs. In: HPCA 2009, pp. 175\u2013186 (February 2009)","DOI":"10.1109\/HPCA.2009.4798252"}],"container-title":["Lecture Notes in Computer Science","Information Computing and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-34062-8_83.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,8]],"date-time":"2025-04-08T00:30:46Z","timestamp":1744072246000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-34062-8_83"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642340611","9783642340628"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-34062-8_83","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2012]]}}}