{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T09:42:51Z","timestamp":1725702171605},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642341342"},{"type":"electronic","value":"9783642341359"}],"license":[{"start":{"date-parts":[[2012,1,1]],"date-time":"2012-01-01T00:00:00Z","timestamp":1325376000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-34135-9_8","type":"book-chapter","created":{"date-parts":[[2012,9,10]],"date-time":"2012-09-10T08:08:15Z","timestamp":1347264495000},"page":"75-84","source":"Crossref","is-referenced-by-count":3,"title":["Effective Implementation of DES Algorithm for Voice Scrambling"],"prefix":"10.1007","author":[{"given":"Jinu Elizabeth","family":"John","sequence":"first","affiliation":[]},{"given":"A. S.","family":"Remya Ajai","sequence":"additional","affiliation":[]},{"given":"Prabaharan","family":"Poornachandran","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"8_CR1","doi-asserted-by":"crossref","unstructured":"Alani, M.M.: DES96-improved DES security. In: 7th International Multi-Conference on Systems Signals and Devices, SSD (2010)","DOI":"10.1109\/SSD.2010.5585593"},{"key":"8_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"37","DOI":"10.1007\/3-540-48059-5_5","volume-title":"Cryptographic Hardware and Embedded Systems","author":"D.C. Wilcox","year":"1999","unstructured":"Wilcox, D.C., Pierson, L.G., Robertson, P.J., Witzke, E.L., Gass, K.: A DES ASIC Suitable for Network Encryption at 10 Gbps and Beyond. In: Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 1999. LNCS, vol.\u00a01717, pp. 37\u201348. Springer, Heidelberg (1999)"},{"key":"8_CR3","doi-asserted-by":"publisher","first-page":"113","DOI":"10.1109\/FPGA.2000.903398","volume-title":"Proc. IEEE Symp. on Fieldprogrammable Custom Computing Machines, FCCM 2000","author":"C. Patterson","year":"2000","unstructured":"Patterson, C.: High performance DES encryption in virtex FPGAs using Jbits. In: Proc. IEEE Symp. on Fieldprogrammable Custom Computing Machines, FCCM 2000, Napa Valley, CA, USA, pp. 113\u2013121. IEEE Comput. Soc., CA (2000)"},{"key":"8_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"234","DOI":"10.1007\/3-540-48892-8_19","volume-title":"Selected Areas in Cryptography","author":"J.-P. Kaps","year":"1999","unstructured":"Kaps, J.-P., Paar, C.: Fast DES Implementations for FPGAs and Its Application to a Universal Key-Search Machine. In: Tavares, S., Meijer, H. (eds.) SAC 1998. LNCS, vol.\u00a01556, pp. 234\u2013247. Springer, Heidelberg (1999)"},{"key":"8_CR5","unstructured":"Free-DES Core (2000), \n                    \n                      http:\/\/www.free-ip.com\/DES\/"},{"key":"8_CR6","doi-asserted-by":"publisher","first-page":"373","DOI":"10.1049\/ip-cds:20030574","volume":"150","author":"M. McLoone","year":"2003","unstructured":"McLoone, M., McCanny, J.: High-performance FPGA implementation of DES using a novel method for implementing the key schedule. IEE Proc.: Circuits, Devices & Systems\u00a0150, 373\u2013378 (2003)","journal-title":"IEE Proc.: Circuits, Devices & Systems"},{"key":"8_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"260","DOI":"10.1007\/BFb0052352","volume-title":"Fast Software Encryption","author":"E. Biham","year":"1997","unstructured":"Biham, E.: A Fast New DES Implementation in Software. In: Biham, E. (ed.) FSE 1997. LNCS, vol.\u00a01267, pp. 260\u2013272. Springer, Heidelberg (1997); Van Der Lubbe, J.C.A.: Basic methods of cryptography. Cambridge University Press (1998); In: Proceedings of TENCO 1997. IEEE (December 1997)"},{"key":"8_CR8","unstructured":"Patel, V., Joshi, C., Saxena, A.K.: FPGA implementation of DES using pipelining concept with skew core key scheduling. Journal of Theoritical and Applied Information Technology (2005-2009)"}],"container-title":["Communications in Computer and Information Science","Recent Trends in Computer Networks and Distributed Systems Security"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-34135-9_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T22:32:58Z","timestamp":1558391578000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-34135-9_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642341342","9783642341359"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-34135-9_8","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2012]]}}}