{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,10]],"date-time":"2025-04-10T21:10:03Z","timestamp":1744319403234,"version":"3.40.4"},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642341878"},{"type":"electronic","value":"9783642341885"}],"license":[{"start":{"date-parts":[[2012,1,1]],"date-time":"2012-01-01T00:00:00Z","timestamp":1325376000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-34188-5_20","type":"book-chapter","created":{"date-parts":[[2012,10,11]],"date-time":"2012-10-11T14:04:33Z","timestamp":1349964273000},"page":"234-241","source":"Crossref","is-referenced-by-count":1,"title":["Injecting Floating-Point Testing Knowledge into Test Generators"],"prefix":"10.1007","author":[{"given":"Merav","family":"Aharony","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emanuel","family":"Gofman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Elena","family":"Guralnik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anatoly","family":"Koyfman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"20_CR1","unstructured":"Nelson, H.F.: Beebe\u2019s IEEE754 Floating-Point test software, http:\/\/www.math.utah.edu\/~beebe\/software\/ieee"},{"key":"20_CR2","unstructured":"Floating-Point Test Suite for IEEE 754R Standard, https:\/\/www.research.ibm.com\/haifa\/projects\/verification\/fpgen\/ieeets.html"},{"key":"20_CR3","doi-asserted-by":"crossref","unstructured":"Aharon, A., Goodman, D., Levinger, M., Lichtenstein, Y., Malka, Y., Metzger, C., Molho, M., Shurek, G.: Test Program Generation for Functional Verification of PowerPC Processors in IBM. In: Proceedings of the 32th Design Automation Conference, pp. 279\u2013285 (1995)","DOI":"10.1145\/217474.217542"},{"key":"20_CR4","unstructured":"Arbetman, Y., Levinger, M., Fournier, L.: Functional Verification Methodology of Microprocessors Using the Genesys Test Program Generator. Application to the x86 Microprocessors Family. In: Proceedings of the Design, Automation, and Test in Europe (DATE 1999), pp. 434\u2013441 (1999)"},{"issue":"2","key":"20_CR5","first-page":"13","volume":"28","author":"Y. Naveh","year":"2007","unstructured":"Naveh, Y., Rimon, M., Jaeger, I., Katz, Y., Vinov, M., Marcus, E., Shurek, G.: Constraint-biased Random Stimuli Generation for Hardware Verification. AI Magazine\u00a028(2), 13\u201330 (2007)","journal-title":"AI Magazine"},{"issue":"2","key":"20_CR6","doi-asserted-by":"publisher","first-page":"157","DOI":"10.1109\/92.386218","volume":"3","author":"A. Chandra","year":"1995","unstructured":"Chandra, A., Iyengar, V., Jameson, D., Jawalekar, R., Nair, I., Rosen, B., Mullen, M., Yoon, J., Armoni, R., Geist, D., Wolfsthal, Y.: AVPGEN - a test generator for architecture verification. IEEE Transaction on Very Large Scale Integration (VLSI) Systems\u00a03(2), 157\u2013172 (1995)","journal-title":"IEEE Transaction on Very Large Scale Integration (VLSI) Systems"},{"key":"20_CR7","unstructured":"Aharoni, M., Asaf, S., Fournier, L., Koyfman, A., Nagel, R.: FPgen - A Test Generation Framework for Datapath Floating-Point Verification. In: Proc. IEEE International High Level Design Validation and Test Workshop 2003, HLDVT 2003 (2003)"},{"key":"20_CR8","doi-asserted-by":"crossref","unstructured":"Parks, M.: Number-theoretic Test Generation for Directed Rounding. In: Proc. Computer Arithmetic, pp. 241\u2013248 (1999)","DOI":"10.1109\/ARITH.1999.762850"},{"key":"20_CR9","unstructured":"Kahan, W.: A test for Correctly Rouned SQRT, http:\/\/www.eecs.berkeley.edu\/~wkahan\/SQRT.ps"},{"key":"20_CR10","doi-asserted-by":"crossref","unstructured":"McFearin, L., Matula, D.: Generation and Analisys of Hard to Round Cases for Binary FP Division. In: Proc. Computer Arithmetic, pp. 119\u2013126 (2001)","DOI":"10.1109\/ARITH.2001.930111"},{"key":"20_CR11","doi-asserted-by":"crossref","unstructured":"Rimon, M., Lichtenstein, Y., Adir, A., Jaeger, I., Vinov, M., Johnson, S., Jani, D.: Addressing Test Generation Challenges for Configurable Processor Verification. In: 2006 IEEE International High-Level Design Validation and Test Workshop (2006)","DOI":"10.1109\/HLDVT.2006.319970"}],"container-title":["Lecture Notes in Computer Science","Hardware and Software: Verification and Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-34188-5_20","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,10]],"date-time":"2025-04-10T20:53:11Z","timestamp":1744318391000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-34188-5_20"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642341878","9783642341885"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-34188-5_20","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2012]]}}}