{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T15:41:55Z","timestamp":1725896515998},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642344121"},{"type":"electronic","value":"9783642344138"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-34413-8_22","type":"book-chapter","created":{"date-parts":[[2012,10,1]],"date-time":"2012-10-01T05:58:57Z","timestamp":1349071137000},"page":"307-322","source":"Crossref","is-referenced-by-count":2,"title":["Parameter-Optimized Simulated Annealing for Application Mapping on Networks-on-Chip"],"prefix":"10.1007","author":[{"given":"Bo","family":"Yang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liang","family":"Guang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tero","family":"S\u00e4ntti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juha","family":"Plosila","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"1","key":"22_CR1","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L. Benini","year":"2002","unstructured":"Benini, L., De Micheli, G.: Networks on chips: a new soc paradigm. Computer\u00a035(1), 70\u201378 (2002)","journal-title":"Computer"},{"key":"22_CR2","doi-asserted-by":"publisher","first-page":"746","DOI":"10.1145\/1278480.1278667","volume-title":"Proceedings of the 44th Annual Design Automation Conference, DAC 2007","author":"S. Borkar","year":"2007","unstructured":"Borkar, S.: Thousand core chips: a technology perspective. In: Proceedings of the 44th Annual Design Automation Conference, DAC 2007, pp. 746\u2013749. ACM, New York (2007)"},{"key":"22_CR3","unstructured":"SLD: System Level Design Group\u00a0@ CMU. Nocmap: an energy- and performance-aware mapping tool for networks-on-chip, \n                    \n                      http:\/\/www.ece.cmu.edu\/sld\/wiki\/doku.php?id=shared:nocmap"},{"key":"22_CR4","first-page":"684","volume-title":"Proceedings of the 38th Annual Design Automation Conference, DAC 2001","author":"W.J. Dally","year":"2001","unstructured":"Dally, W.J., Towles, B.: Route packets, not wires: on-chip inteconnection networks. In: Proceedings of the 38th Annual Design Automation Conference, DAC 2001, pp. 684\u2013689. ACM, New York (2001)"},{"key":"22_CR5","doi-asserted-by":"crossref","unstructured":"Hu, J., Marculescu, R.: Energy-aware mapping for tile-based noc architectures under performance constraints. In: Proceedings of the Asia and South Pacific, Design Automation Conference ASP, DAC 2003. pp. 233\u2013239 (January 2003)","DOI":"10.1145\/1119772.1119818"},{"issue":"4","key":"22_CR6","doi-asserted-by":"publisher","first-page":"551","DOI":"10.1109\/TCAD.2005.844106","volume":"24","author":"J. Hu","year":"2005","unstructured":"Hu, J., Marculescu, R.: Energy- and performance-aware mapping for regular noc architectures. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a024(4), 551\u2013562 (2005)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"22_CR7","doi-asserted-by":"publisher","first-page":"308","DOI":"10.1093\/comjnl\/7.4.308","volume":"7","author":"J.A. Nelder","year":"1965","unstructured":"Nelder, J.A., Mead, R.: A simplex method for function minimization. Computer Journal\u00a07, 308\u2013313 (1965)","journal-title":"Computer Journal"},{"issue":"6","key":"22_CR8","doi-asserted-by":"publisher","first-page":"471","DOI":"10.1049\/iet-cdt:20070111","volume":"2","author":"C.A.M. Marcon","year":"2008","unstructured":"Marcon, C.A.M., Moreno, E.I., Calazans, N.L.V., Moraes, F.G.: Comparison of network-on-chip mapping algorithms targeting low energy consumption. IET Computers & Digital Techniques\u00a02(6), 471\u2013482 (2008)","journal-title":"IET Computers & Digital Techniques"},{"key":"22_CR9","doi-asserted-by":"crossref","unstructured":"Murali, S., De Micheli, G.: Sunmap: a tool for automatic topology selection and generation for nocs. In: Proceedings of the 41st Design Automation Conference, pp. 914\u2013919 (July 2004)","DOI":"10.1145\/996566.996809"},{"key":"22_CR10","doi-asserted-by":"crossref","unstructured":"Orsila, H., Salminen, E., H\u00e4m\u00e4l\u00e4inen, T.D.: Best practices for simulated annealing in multiprocessor task distribution problems. In: Simulated Annealing, pp. 321\u2013342. I-Tech Education and Publishing KG (2008)","DOI":"10.5772\/5559"},{"key":"22_CR11","first-page":"19","volume-title":"Proceedings of the 11th International Conference on System-on-Chip, SOC 2009","author":"H. Orsila","year":"2009","unstructured":"Orsila, H., Salminen, E., H\u00e4m\u00e4l\u00e4inen, T.D.: Parameterizing simulated annealing for distributing kahn process networks on multiprocessor socs. In: Proceedings of the 11th International Conference on System-on-Chip, SOC 2009, pp. 19\u201326. IEEE Press, Piscataway (2009)"},{"key":"22_CR12","doi-asserted-by":"publisher","first-page":"207","DOI":"10.1016\/S0305-0548(97)00054-3","volume":"25","author":"M.-W. Park","year":"1998","unstructured":"Park, M.-W., Kim, Y.-D.: A systematic procedure for setting parameters in simulated annealing algorithms. Comput. Oper. Res.\u00a025, 207\u2013217 (1998)","journal-title":"Comput. Oper. Res."},{"key":"22_CR13","unstructured":"Radu, C., Vin\u0163an, L.: Optimized simulated annealing for network-on-chip application mapping. In: Proceedings of the 18th International Conference on Control Systems and Computer Science (CSCS-18), Bucharest, Romania, May 24-27, vol.\u00a01, pp. 452\u2013459. Politehnica Press (2011)"},{"key":"22_CR14","doi-asserted-by":"crossref","unstructured":"van der Tol, E.B., Jaspers, E.G.T., Gelderblom, R.H.: Mapping of h.264 decoding on a multiprocessor architecture. In: Image and Video Communications and Processing, pp. 707\u2013718 (2003)","DOI":"10.1117\/12.476234"}],"container-title":["Lecture Notes in Computer Science","Learning and Intelligent Optimization"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-34413-8_22","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,8]],"date-time":"2019-05-08T02:02:38Z","timestamp":1557280958000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-34413-8_22"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642344121","9783642344138"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-34413-8_22","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2012]]}}}