{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,9]],"date-time":"2025-07-09T22:49:39Z","timestamp":1752101379052},"publisher-location":"Berlin, Heidelberg","reference-count":25,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642344152"},{"type":"electronic","value":"9783642344169"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-34416-9_4","type":"book-chapter","created":{"date-parts":[[2012,10,17]],"date-time":"2012-10-17T15:16:52Z","timestamp":1350487012000},"page":"45-62","source":"Crossref","is-referenced-by-count":6,"title":["Performance and Security Evaluation of AES S-Box-Based Glitch PUFs on FPGAs"],"prefix":"10.1007","author":[{"given":"Dai","family":"Yamamoto","sequence":"first","affiliation":[]},{"given":"Gabriel","family":"Hospodar","sequence":"additional","affiliation":[]},{"given":"Roel","family":"Maes","sequence":"additional","affiliation":[]},{"given":"Ingrid","family":"Verbauwhede","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"4_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"366","DOI":"10.1007\/978-3-642-15031-9_25","volume-title":"Cryptographic Hardware and Embedded Systems, CHES 2010","author":"D. Suzuki","year":"2010","unstructured":"Suzuki, D., Shimizu, K.: The Glitch PUF: A New Delay-PUF Architecture Exploiting Glitch Shapes. In: Mangard, S., Standaert, F.-X. (eds.) CHES 2010. LNCS, vol.\u00a06225, pp. 366\u2013382. Springer, Heidelberg (2010)"},{"key":"4_CR2","unstructured":"Pappu, R.S.: Physical One-Way Functions. PhD thesis, Massachusetts Institute of Technology (2001)"},{"key":"4_CR3","doi-asserted-by":"crossref","unstructured":"Gassend, B., Clarke, D., van Dijk, M., Devadas, S.: Silicon Physical Random Functions. In: Proceedings of CCS 2002, pp. 148\u2013160 (2002)","DOI":"10.1145\/586110.586132"},{"key":"4_CR4","doi-asserted-by":"crossref","unstructured":"Gassend, B., Clarke, D., Lim, D., van Dijk, M., Devadas, S.: Identification and Authentication of Integrated Circuits. In: Concurrency and Computation: Practice and Experiences, pp. 1077\u20131098 (2004)","DOI":"10.1002\/cpe.805"},{"key":"4_CR5","series-title":"Information Security and Cryptography","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1007\/978-3-642-14452-3_1","volume-title":"Towards Hardware Intrinsic Security: Foundation and Practice","author":"R. Maes","year":"2010","unstructured":"Maes, R., Verbauwhede, I.: Physically unclonable Functions: A Study on the State of the Art and Future Research Directions. In: Towards Hardware Intrinsic Security: Foundation and Practice. Information Security and Cryptography, pp. 3\u201337. Springer, Heidelberg (2010)"},{"key":"4_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1007\/978-3-540-74735-2_5","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2007","author":"J. Guajardo","year":"2007","unstructured":"Guajardo, J., Kumar, S.S., Schrijen, G.-J., Tuyls, P.: FPGA Intrinsic PUFs and Their Use for IP Protection. In: Paillier, P., Verbauwhede, I. (eds.) CHES 2007. LNCS, vol.\u00a04727, pp. 63\u201380. Springer, Heidelberg (2007)"},{"key":"4_CR7","unstructured":"Holcomb, D.E., Burleson, W.P., Fu, K.: Initial SRAM State as a Fingerprint and Source of True Random Numbers for RFID Tags. In: Proceedings of the Conference on RFID Security (2007)"},{"key":"4_CR8","doi-asserted-by":"crossref","unstructured":"Kumar, S.S., Guajardo, J., Maes, R., Schrijen, G.J., Tuyls, P.: Extended Abstract: The Butterfly PUF: Protecting IP on every FPGA. In: Proceedings of HOST 2008, pp. 67\u201370 (2008)","DOI":"10.1109\/HST.2008.4559053"},{"key":"4_CR9","unstructured":"Maes, R., Tuyls, P., Verbauwhede, I.: Intrinsic PUFs from Flip-flops on Reconfigurable Devices. In: 3rd Benelux Workshop on Information and System Security (WISSec 2008), Eindhoven, NL, p. 17 (2008)"},{"key":"4_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"407","DOI":"10.1007\/978-3-642-23951-9_27","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2011","author":"A.R. Krishna","year":"2011","unstructured":"Krishna, A.R., Narasimhan, S., Wang, X., Bhunia, S.: MECCA: A Robust Low-Overhead PUF Using Embedded Memory Array. In: Preneel, B., Takagi, T. (eds.) CHES 2011. LNCS, vol.\u00a06917, pp. 407\u2013420. Springer, Heidelberg (2011)"},{"key":"4_CR11","doi-asserted-by":"crossref","unstructured":"Su, Y., Holleman, J., Otis, B.: A 1.6pJ\/bit 96% Stable Chip-ID Generating Circuit using Process Variations. In: IEEE International on Solid-State Circuits Conference, ISSCC 2007. Digest of Technical Papers, pp. 406\u2013611 (2007)","DOI":"10.1109\/ISSCC.2007.373466"},{"issue":"1","key":"4_CR12","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1109\/JSSC.2007.910961","volume":"43","author":"Y. Su","year":"2008","unstructured":"Su, Y., Holleman, J., Otis, B.P.: A Digital 1.6 pJ\/bit Chip Identification Circuit Using Process Variations. IEEE Journal of Solid-State Circuits\u00a043(1), 69\u201377 (2008)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"4_CR13","doi-asserted-by":"crossref","unstructured":"Suh, G.E., Devadas, S.: Physical Unclonable Functions for Device Authentication and Secret Key Generation. In: Proceedings of DAC 2007, pp. 9\u201314 (2007)","DOI":"10.1109\/DAC.2007.375043"},{"key":"4_CR14","unstructured":"Lee, J.W., Lim, D., Gassend, B., Suh, G.E., van Dijk, M., Devadas, S.: A Technique to Build a Secret Key in Integrated Circuits for Identification and Authentication Applications. In: Proceedings of the IEEE VLSI Circuits Symposium, pp. 176\u2013179 (2004)"},{"key":"4_CR15","first-page":"237","volume-title":"Proceedings of the 17th ACM Conference on Computer and Communications Security, CCS 2010","author":"U. R\u00fchrmair","year":"2010","unstructured":"R\u00fchrmair, U., Sehnke, F., S\u00f6lter, J., Dror, G., Devadas, S., Schmidhuber, J.: Modeling Attacks on Physical Unclonable Functions. In: Proceedings of the 17th ACM Conference on Computer and Communications Security, CCS 2010, pp. 237\u2013249. ACM, New York (2010)"},{"issue":"1","key":"4_CR16","doi-asserted-by":"publisher","first-page":"223","DOI":"10.1587\/transfun.E95.A.223","volume":"95-A","author":"K. Shimizu","year":"2012","unstructured":"Shimizu, K., Suzuki, D., Kasuya, T.: Glitch PUF: Extracting Information from Usually Unwanted Glitches. IEICE Transactions\u00a095-A(1), 223\u2013233 (2012)","journal-title":"IEICE Transactions"},{"key":"4_CR17","doi-asserted-by":"crossref","unstructured":"Crouch, J.W., Patel, H.J., Kim, Y.C., Bennington, R.W.: Creating unique identifiers on field programmable gate arrays using natural processing variations. In: Proceedings of FPL 2008, pp. 579\u2013582 (2008)","DOI":"10.1109\/FPL.2008.4630013"},{"key":"4_CR18","doi-asserted-by":"crossref","unstructured":"Patel, H.J., Crouch, J.W., Kim, Y.C., Kim, T.C.: Creating a unique digital fingerprint using existing combinational logic. In: Proceeding of ISCAS 2009, pp. 2693\u20132696 (2009)","DOI":"10.1109\/ISCAS.2009.5118357"},{"key":"4_CR19","first-page":"1","volume-title":"Proceedings of the 2010 Asia and South Pacific Design Automation Conference, ASPDAC 2010","author":"J.H. Anderson","year":"2010","unstructured":"Anderson, J.H.: A PUF Design for Secure FPGA-Based Embedded Systems. In: Proceedings of the 2010 Asia and South Pacific Design Automation Conference, ASPDAC 2010, pp. 1\u20136. IEEE Press, Piscataway (2010)"},{"key":"4_CR20","unstructured":"Spartan-3E starter kit board, \n                  \n                    http:\/\/www.xilinx.com\/products\/devkits\/HW-SPAR3E-SK-US-G.html"},{"key":"4_CR21","unstructured":"AIST\u00a0(Agency of\u00a0Industrial\u00a0Science, Technology), and Tohoku\u00a0University in\u00a0Japan. HDL code used for an AES S-Box implementation, \n                  \n                    http:\/\/www.aoki.ecei.tohoku.ac.jp\/crypto\/items\/AES_Comp.v"},{"key":"4_CR22","doi-asserted-by":"crossref","unstructured":"Maiti, A., Gunreddy, V., Schaumont, P.: A Systematic Method to Evaluate and Compare the Performance of Physical Unclonable Functions. Cryptology ePrint Archive, Report 2011\/657 (2011)","DOI":"10.1007\/978-1-4614-1362-2_11"},{"key":"4_CR23","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"332","DOI":"10.1007\/978-3-642-04138-9_24","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2009","author":"R. Maes","year":"2009","unstructured":"Maes, R., Tuyls, P., Verbauwhede, I.: Low-Overhead Implementation of a Soft Decision Helper Data Algorithm for SRAM PUFs. In: Clavier, C., Gaj, K. (eds.) CHES 2009. LNCS, vol.\u00a05747, pp. 332\u2013347. Springer, Heidelberg (2009)"},{"key":"4_CR24","doi-asserted-by":"crossref","unstructured":"Sasao, T.: AND-EXOR Expressions and Their Optimization. In: Logic Synthesis and Optimization, pp. 287\u2013312. Kluwer Academic Publishers (1993)","DOI":"10.1007\/978-1-4615-3154-8_13"},{"key":"4_CR25","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"172","DOI":"10.1007\/3-540-36400-5_14","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2002","author":"S. Morioka","year":"2003","unstructured":"Morioka, S., Satoh, A.: An Optimized S-Box Circuit Architecture for Low Power AES Design. In: Kaliski Jr., B.S., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2002. LNCS, vol.\u00a02523, pp. 172\u2013186. Springer, Heidelberg (2003)"}],"container-title":["Lecture Notes in Computer Science","Security, Privacy, and Applied Cryptography Engineering"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-34416-9_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,8]],"date-time":"2019-05-08T06:13:29Z","timestamp":1557296009000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-34416-9_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642344152","9783642344169"],"references-count":25,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-34416-9_4","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2012]]}}}