{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T05:56:55Z","timestamp":1781762215242,"version":"3.54.5"},"publisher-location":"Berlin, Heidelberg","reference-count":31,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783642351693","type":"print"},{"value":"9783642351709","type":"electronic"}],"license":[{"start":{"date-parts":[[2012,1,1]],"date-time":"2012-01-01T00:00:00Z","timestamp":1325376000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-35170-9_10","type":"book-chapter","created":{"date-parts":[[2012,11,10]],"date-time":"2012-11-10T02:37:05Z","timestamp":1352515025000},"page":"187-207","source":"Crossref","is-referenced-by-count":10,"title":["Unifying Thread-Level Speculation and Transactional Memory"],"prefix":"10.1007","author":[{"given":"Jo\u00e3o","family":"Barreto","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Aleksandar","family":"Dragojevic","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Paulo","family":"Ferreira","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ricardo","family":"Filipe","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rachid","family":"Guerraoui","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","reference":[{"key":"10_CR1","doi-asserted-by":"publisher","first-page":"521","DOI":"10.1145\/285930.286010","volume-title":"25 Years of the International Symposia on Computer Architecture (selected papers), ISCA 1998","author":"G.S. Sohi","year":"1998","unstructured":"Sohi, G.S., Breach, S.E., Vijaykumar, T.N.: Multiscalar processors. In: 25 Years of the International Symposia on Computer Architecture (selected papers), ISCA 1998, pp. 521\u2013532. ACM, New York (1998)"},{"key":"10_CR2","doi-asserted-by":"publisher","first-page":"58","DOI":"10.1145\/291006.291020","volume":"33","author":"L. Hammond","year":"1998","unstructured":"Hammond, L., Willey, M., Olukotun, K.: Data speculation support for a chip multiprocessor. SIGPLAN Not.\u00a033, 58\u201369 (1998)","journal-title":"SIGPLAN Not."},{"key":"10_CR3","doi-asserted-by":"crossref","unstructured":"Herlihy, M., Moss, J.E.B.: Transactional memory: Architectural support for lock-free data structures. In: Proceedings of the 20th Annual International Symposium on Computer Architecture (1993)","DOI":"10.1145\/165123.165164"},{"key":"10_CR4","doi-asserted-by":"crossref","unstructured":"Oancea, C.E., Mycroft, A., Harris, T.: A lightweight in-place implementation for software thread-level speculation. In: Proceedings of the Twenty-First Annual Symposium on Parallelism in Algorithms and Architectures, pp. 223\u2013232 (2009)","DOI":"10.1145\/1583991.1584050"},{"issue":"4","key":"10_CR5","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1145\/1924421.1924440","volume":"54","author":"A. Dragojevi\u0107","year":"2011","unstructured":"Dragojevi\u0107, A., Felber, P., Gramoli, V., Guerraoui, R.: Why stm can be more than a research toy. Commun. ACM\u00a054(4), 70\u201377 (2011)","journal-title":"Commun. ACM"},{"key":"10_CR6","doi-asserted-by":"crossref","unstructured":"Howard, J., Dighe, S., Hoskote, Y., Vangal, S., Finan, D., Ruhl, G., Jenkins, D., Wilson, H., Borkar, N., Schrom, G., Pailet, F., Jain, S., Jacob, T., Yada, S., Marella, S., Salihundam, P., Erraguntla, V., Konow, M., Riepen, M., Droege, G., Lindemann, J., Gries, M., Apel, T., Henriss, K., Lund-Larsen, T., Steibl, S., Borkar, S., De, V., Van Der Wijngaart, R., Mattson, T.: A 48-core ia-32 message-passing processor with dvfs in 45nm cmos. In: 2010 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp. 108\u2013109 (February 2010)","DOI":"10.1109\/ISSCC.2010.5434077"},{"key":"10_CR7","doi-asserted-by":"crossref","unstructured":"Oplinger, J.T., Heine, D.L., Lam, M.S.: In search of speculative thread-level parallelism. In: Proceedings of the 1999 International Conference on Parallel Architectures and Compilation Techniques. PACT 1999 (1999)","DOI":"10.21236\/ADA419602"},{"key":"10_CR8","doi-asserted-by":"publisher","first-page":"315","DOI":"10.1145\/1272998.1273029","volume":"41","author":"R. Guerraoui","year":"2007","unstructured":"Guerraoui, R., Kapalka, M., Vitek, J.: Stmbench7: a benchmark for software transactional memory. SIGOPS Oper. Syst. Rev.\u00a041, 315\u2013324 (2007)","journal-title":"SIGOPS Oper. Syst. Rev."},{"key":"10_CR9","unstructured":"Cao Minh, C., Chung, J., Kozyrakis, C., Olukotun, K.: STAMP: Stanford transactional applications for multi-processing. In: IISWC 2008: Proceedings of The IEEE International Symposium on Workload Characterization (September 2008)"},{"key":"10_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"196","DOI":"10.1007\/978-3-540-69501-1_21","volume-title":"Algorithms and Architectures for Parallel Processing","author":"M. Ansari","year":"2008","unstructured":"Ansari, M., Kotselidis, C., Watson, I., Kirkham, C., Luj\u00e1n, M., Jarvis, K.: Lee-TM: A Non-trivial Benchmark Suite for Transactional Memory. In: Bourgeois, A.G., Zheng, S.Q. (eds.) ICA3PP 2008. LNCS, vol.\u00a05022, pp. 196\u2013207. Springer, Heidelberg (2008)"},{"key":"10_CR11","doi-asserted-by":"crossref","unstructured":"Zyulkyarov, F., Gajinov, V., Unsal, O.S., Cristal, A., Ayguad\u00e9, E., Harris, T., Valero, M.: Atomic quake: using transactional memory in an interactive multiplayer game server. In: PPoPP 2009: Proceedings of the 14th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pp. 25\u201334 (2009)","DOI":"10.1145\/1594835.1504183"},{"key":"10_CR12","doi-asserted-by":"crossref","unstructured":"Carvalho, N., Cachopo, J.A., Rodrigues, L., Silva, A.R.: Versioned transactional shared memory for the f\u00e9nixedu web application. In: Proceedings of the 2nd Workshop on Dependable Distributed Data Management, pp. 15\u201318 (2008)","DOI":"10.1145\/1435523.1435526"},{"key":"10_CR13","doi-asserted-by":"crossref","unstructured":"Dragojevi\u0107, A., Guerraoui, R., Kapalka, M.: Stretching transactional memory. In: Proceedings of the 2009 ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI 2009, pp. 155\u2013165. ACM (2009)","DOI":"10.1145\/1542476.1542494"},{"key":"10_CR14","doi-asserted-by":"crossref","unstructured":"Guerraoui, R., Kapalka, M.: On the correctness of transactional memory. In: PPoPP 2008: Proceedings of the 13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (2008)","DOI":"10.1145\/1345206.1345233"},{"key":"10_CR15","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"194","DOI":"10.1007\/11864219_14","volume-title":"Distributed Computing","author":"D. Dice","year":"2006","unstructured":"Dice, D., Shalev, O., Shavit, N.: Transactional Locking II. In: Dolev, S. (ed.) DISC 2006. LNCS, vol.\u00a04167, pp. 194\u2013208. Springer, Heidelberg (2006)"},{"key":"10_CR16","doi-asserted-by":"crossref","unstructured":"Felber, P., Fetzer, C., Riegel, T.: Dynamic performance tuning of word-based software transactional memory. In: Proceedings of the 13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pp. 237\u2013246 (2008)","DOI":"10.1145\/1345206.1345241"},{"key":"10_CR17","doi-asserted-by":"crossref","unstructured":"Kim, H., Raman, A., Liu, F., Lee, J.W., August, D.I.: Scalable speculative parallelization on commodity clusters. In: Proceedings of the 2010 43rd Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO 43 (2010)","DOI":"10.1109\/MICRO.2010.19"},{"key":"10_CR18","doi-asserted-by":"crossref","unstructured":"Chen, M.K., Olukotun, K.: Exploiting method-level parallelism in single-threaded java programs. In: Proceedings of the 1998 International Conference on Parallel Architectures and Compilation Techniques, PACT 1998 (1998)","DOI":"10.21236\/ADA419621"},{"key":"10_CR19","doi-asserted-by":"crossref","unstructured":"Gajinov, V., Zyulkyarov, F., Unsal, O.S., Cristal, A., Ayguade, E., Harris, T., Valero, M.: Quaketm: parallelizing a complex sequential application using transactional memory. In: Proceedings of the 23rd International Conference on Supercomputing, ICS 2009, pp. 126\u2013135. ACM, New York (2009)","DOI":"10.1145\/1542275.1542298"},{"key":"10_CR20","doi-asserted-by":"crossref","unstructured":"Watson, I., Kirkham, C., Luj\u00e1n, M.: A study of a transactional parallel routing algorithm. In: Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques \u2013 PaCT 2007, pp. 388\u2013398 (2007)","DOI":"10.1109\/PACT.2007.4336228"},{"key":"10_CR21","doi-asserted-by":"crossref","unstructured":"Steffan, J.G., Colohan, C.B., Zhai, A., Mowry, T.C.: A scalable approach to thread-level speculation. In: Proceedings of the 27th Annual International Symposium on Computer Architecture, ISCA 2000, pp. 1\u201312 (2000)","DOI":"10.1145\/342001.339650"},{"key":"10_CR22","doi-asserted-by":"publisher","first-page":"253","DOI":"10.1145\/1082469.1082471","volume":"23","author":"J.G. Steffan","year":"2005","unstructured":"Steffan, J.G., Colohan, C., Zhai, A., Mowry, T.C.: The stampede approach to thread-level speculation. ACM Trans. Comput. Syst.\u00a023, 253\u2013300 (2005)","journal-title":"ACM Trans. Comput. Syst."},{"key":"10_CR23","first-page":"158","volume-title":"Proceedings of the Eleventh ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP 2006","author":"W. Liu","year":"2006","unstructured":"Liu, W., Tuck, J., Ceze, L., Ahn, W., Strauss, K., Renau, J., Torrellas, J.: Posh: a tls compiler that exploits program structure. In: Proceedings of the Eleventh ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP 2006, pp. 158\u2013167. ACM, New York (2006)"},{"key":"10_CR24","doi-asserted-by":"crossref","unstructured":"Oancea, C.E., Mycroft, A.: Software thread-level speculation: an optimistic library implementation. Proceedings of the 1st International Workshop on Multicore Software Engineering, IWMSE 2008, 23\u201332 (2008)","DOI":"10.1145\/1370082.1370090"},{"key":"10_CR25","unstructured":"Devabhaktuni, S.: Softspec: Software-based speculative parallelism via stride prediction. Master\u2019s thesis, M.I.T (1999)"},{"key":"10_CR26","doi-asserted-by":"crossref","unstructured":"Cintra, M., Llanos, D.R.: Toward efficient and robust software speculative parallelization on multiprocessors. In: Proceedings of the Ninth ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pp. 13\u201324 (2003)","DOI":"10.1145\/966049.781501"},{"key":"10_CR27","unstructured":"Rundberg, P., Stenstr\u00f6m, P.: An all-software thread-level data dependence speculation system for multiprocessors. Journal of Instruction-Level Parallelism (2001)"},{"key":"10_CR28","doi-asserted-by":"crossref","unstructured":"Mehrara, M., Hao, J., Hsu, P.C., Mahlke, S.: Parallelizing sequential applications on commodity hardware using a low-cost software transactional memory. In: Proceedings of the 2009 ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI 2009, pp. 166\u2013176 (2009)","DOI":"10.1145\/1542476.1542495"},{"key":"10_CR29","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1145\/605397.605400","volume-title":"Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS-X","author":"J.F. Mart\u00ednez","year":"2002","unstructured":"Mart\u00ednez, J.F., Torrellas, J.: Speculative synchronization: applying thread-level speculation to explicitly parallel applications. In: Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS-X, pp. 18\u201329. ACM, New York (2002)"},{"issue":"4","key":"10_CR30","doi-asserted-by":"publisher","first-page":"1018","DOI":"10.1109\/TKDE.2003.1209016","volume":"15","author":"B. Kemme","year":"2003","unstructured":"Kemme, B., Pedone, F., Alonso, G., Schiper, A., Wiesmann, M.: Using optimistic atomic broadcast in transaction processing systems. IEEE Trans. on Knowl. and Data Eng.\u00a015(4), 1018\u20131032 (2003)","journal-title":"IEEE Trans. on Knowl. and Data Eng."},{"key":"10_CR31","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1109\/SRDS.2011.16","volume-title":"Proceedings of the 2011 IEEE 30th International Symposium on Reliable Distributed Systems, SRDS 2011","author":"R. Palmieri","year":"2011","unstructured":"Palmieri, R., Quaglia, F., Romano, P.: Osare: Opportunistic speculation in actively replicated transactional systems. In: Proceedings of the 2011 IEEE 30th International Symposium on Reliable Distributed Systems, SRDS 2011, pp. 59\u201364. IEEE Computer Society Press, Washington, DC (2011)"}],"container-title":["Lecture Notes in Computer Science","Middleware 2012"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-35170-9_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,31]],"date-time":"2022-01-31T03:21:04Z","timestamp":1643599264000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-35170-9_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642351693","9783642351709"],"references-count":31,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-35170-9_10","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012]]}}}