{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,17]],"date-time":"2025-12-17T12:52:50Z","timestamp":1765975970738,"version":"3.40.4"},"publisher-location":"Berlin, Heidelberg","reference-count":27,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642353253"},{"type":"electronic","value":"9783642353260"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-35326-0_51","type":"book-chapter","created":{"date-parts":[[2012,12,1]],"date-time":"2012-12-01T13:20:00Z","timestamp":1354368000000},"page":"516-523","source":"Crossref","is-referenced-by-count":20,"title":["Advanced Encryption Standard Algorithm: Issues and Implementation Aspects"],"prefix":"10.1007","author":[{"given":"Ahmed","family":"Fathy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ibrahim F.","family":"Tarrad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hesham F. A.","family":"Hamed","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ali Ismail","family":"Awad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"51_CR1","doi-asserted-by":"publisher","DOI":"10.1007\/0-387-23483-7","volume-title":"Encyclopedia of Cryptography and Security","author":"H.C.A. Tilborg van","year":"2005","unstructured":"van Tilborg, H.C.A.: Encyclopedia of Cryptography and Security. Springer-Verlag New York, Inc., Secaucus (2005)"},{"key":"51_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"249","DOI":"10.1007\/978-3-540-71351-7_20","volume-title":"High Performance Computing for Computational Science - VECPAR 2006","author":"N. Nedjah","year":"2007","unstructured":"Nedjah, N., de Macedo Mourelle, L.: A Versatile Pipelined Hardware Implementation for Encryption and Decryption Using Advanced Encryption Standard. In: Dayd\u00e9, M., Palma, J.M.L.M., Coutinho, \u00c1.L.G.A., Pacitti, E., Lopes, J.C. (eds.) VECPAR 2006. LNCS, vol.\u00a04395, pp. 249\u2013259. Springer, Heidelberg (2007)"},{"key":"51_CR3","volume-title":"Understanding Cryptography: A Textbook for Students and Practitioners","author":"C. Paar","year":"2009","unstructured":"Paar, C., Pelzl, J.: Understanding Cryptography: A Textbook for Students and Practitioners, 1st edn. Springer Publishing Company, Incorporated (2009)","edition":"1"},{"issue":"2","key":"51_CR4","doi-asserted-by":"publisher","first-page":"43","DOI":"10.1109\/MSECP.2003.1193210","volume":"1","author":"W.E. Burr","year":"2003","unstructured":"Burr, W.E.: Selecting the advanced encryption standard. IEEE Security and Privacy\u00a01(2), 43\u201352 (2003)","journal-title":"IEEE Security and Privacy"},{"key":"51_CR5","doi-asserted-by":"crossref","unstructured":"Kilts, S.: Advanced FPGA Design: Architecture, Implementation, and Optimization. Wiley-IEEE Press (2007)","DOI":"10.1002\/9780470127896"},{"key":"51_CR6","unstructured":"Gomes, O., Moreno, R., Pimenta, T.: A fast cryptography pipelined hardware developed in FPGA with VHDL. In: The 3rd International Congress on Ultra Modern Telecommunications and Control Systems and Workshops (ICUMT), pp. 1\u20136 (October 2011)"},{"issue":"8","key":"51_CR7","doi-asserted-by":"publisher","first-page":"754","DOI":"10.3844\/ajassp.2011.754.757","volume":"8","author":"M.H.A. Mijalli","year":"2011","unstructured":"Mijalli, M.H.A.: Efficient realization of S-Box based reduced residue of prime numbers using Virtex-5 and Virtex-6 FPGAs. American Journal of Applied Sciences\u00a08(8), 754\u2013757 (2011)","journal-title":"American Journal of Applied Sciences"},{"key":"51_CR8","doi-asserted-by":"crossref","unstructured":"Dileep, A., Sekhar, C.: Identification of block ciphers using support vector machines. In: International Joint Conference on Neural Networks, IJCNN 2006, pp. 2696\u20132701 (2006)","DOI":"10.1109\/IJCNN.2006.247172"},{"key":"51_CR9","unstructured":"National Institute of Standards and Technology: FIPS PUB 46-3: Data Encryption Standard (DES) (October 1999), http:\/\/www.itl.nist.gov\/fipspubs\/fip186-2.pdf , supersedes FIPS 46-2"},{"key":"51_CR10","doi-asserted-by":"crossref","unstructured":"Hoang, T., Nguyen, V.L.: An efficient FPGA implementation of the advanced encryption standard algorithm. In: IEEE RIVF International Conference on Computing and Communication Technologies, Research, Innovation, and Vision for the Future (RIVF), pp. 1\u20134 (March 2012)","DOI":"10.1109\/rivf.2012.6169845"},{"key":"51_CR11","unstructured":"National Institute of Standards and Technology, http:\/\/www.nist.gov\/index.html"},{"key":"51_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"575","DOI":"10.1007\/978-3-540-30117-2_59","volume-title":"Field Programmable Logic and Application","author":"J. Zambreno","year":"2004","unstructured":"Zambreno, J., Nguyen, D., Choudhary, A.: Exploring Area\/Delay Tradeoffs in an AES FPGA Implementation. In: Becker, J., Platzner, M., Vernalde, S. (eds.) FPL 2004. LNCS, vol.\u00a03203, pp. 575\u2013585. Springer, Heidelberg (2004)"},{"key":"51_CR13","doi-asserted-by":"crossref","unstructured":"Wali, M.F., Rehan, M.: Effective coding and performance evaluation of the Rijndael Algorithm (AES). In: Student Conference on Engineering Sciences and Technology, SCONEST 2005, pp. 1\u20137 (August 2005)","DOI":"10.1109\/SCONEST.2005.4382867"},{"issue":"2","key":"51_CR14","doi-asserted-by":"publisher","first-page":"251","DOI":"10.1007\/s11265-007-0158-2","volume":"50","author":"S. Tillich","year":"2008","unstructured":"Tillich, S., Feldhofer, M., Popp, T., Gro\u00dfsch\u00e4dl, J.: Area, delay, and power characteristics of standard-cell implementations of the AES S-Box. Journal of Signal Processing Systems\u00a050(2), 251\u2013261 (2008)","journal-title":"Journal of Signal Processing Systems"},{"key":"51_CR15","doi-asserted-by":"crossref","unstructured":"Hamalainen, P., Alho, T., Hannikainen, M., Hamalainen, T.: Design and implementation of low-area and low-power AES encryption hardware core. In: The 9th EUROMICRO Conference on Digital System Design: Architectures, Methods and Tools, DSD 2006, pp. 577\u2013583 (2006)","DOI":"10.1109\/DSD.2006.40"},{"key":"51_CR16","unstructured":"Elumalai, R., Reddy, A.R.: Improving diffusion power of AES Rijndael with 8 \u00d78 MDS Matrix. International Journal of Scientific and Engineering Research 2(3) (March 2011)"},{"issue":"1","key":"51_CR17","first-page":"74","volume":"10","author":"M.H. Rais","year":"2010","unstructured":"Rais, M.H., Qasim, S.M.: Efficient fpga realization of S-Box using reduced residue of prime numbers. International Journal of Computer Science and Network Security (IJCSNS)\u00a010(1), 74\u201396 (2010)","journal-title":"International Journal of Computer Science and Network Security (IJCSNS)"},{"key":"51_CR18","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"316","DOI":"10.1007\/978-3-540-85886-7_22","volume-title":"Information Security","author":"J. Huang","year":"2008","unstructured":"Huang, J., Seberry, J., Susilo, W.: A Five-Round Algebraic Property of the Advanced Encryption Standard. In: Wu, T.-C., Lei, C.-L., Rijmen, V., Lee, D.-T. (eds.) ISC 2008. LNCS, vol.\u00a05222, pp. 316\u2013330. Springer, Heidelberg (2008)"},{"key":"51_CR19","doi-asserted-by":"crossref","unstructured":"Yenuguvanilanka, J., Elkeelany, O.: Performance evaluation of hardware models of advanced encryption standard (AES) algorithm. The IEEE Southeastcon, 222\u2013225 (April 2008)","DOI":"10.1109\/SECON.2008.4494289"},{"issue":"3","key":"51_CR20","first-page":"213","volume":"2","author":"P.B. Ghewari","year":"2010","unstructured":"Ghewari, P.B., Jaymala, M., Patil, K., Chougule, A.B.: Efficient hardware design and implementation of AES cryptosystem. International Journal of Engineering Science and Technology\u00a02(3), 213\u2013219 (2010)","journal-title":"International Journal of Engineering Science and Technology"},{"issue":"5","key":"51_CR21","first-page":"1052","volume":"2","author":"L. Thulasimani","year":"2010","unstructured":"Thulasimani, L., Madheswaran, M.: A single chip design and implementation of aes-128\/192\/256 encryption algorithms. International Journal of Engineering Science and Technology\u00a02(5), 1052\u20131059 (2010)","journal-title":"International Journal of Engineering Science and Technology"},{"key":"51_CR22","doi-asserted-by":"crossref","unstructured":"Yin, H., Debiao, H., Yong, K., Xiande, F.: High-speed ASIC implementation of AES supporting 128\/192\/256 bits. In: International Conference on Test and Measurement, ICTM 2009, vol.\u00a01, pp. 95\u201398 (December 2009)","DOI":"10.1109\/ICTM.2009.5412884"},{"key":"51_CR23","doi-asserted-by":"crossref","unstructured":"Liberatori, M., Otero, F., Bonadero, J., Castineira, J.: AES-128 cipher. high speed, low cost FPGA implementation. In: The 3rd Southern Conference on Programmable Logic, SPL 2007, pp. 195\u2013198 (Febraury 2007)","DOI":"10.1109\/SPL.2007.371748"},{"key":"51_CR24","doi-asserted-by":"crossref","unstructured":"Rady, A., El Sehely, E., El Hennawy, A.: Design and implementation of area optimized AES algorithm on reconfigurable FPGA. In: Internatonal Conference on Microelectronics, ICM 2007, pp. 35\u201338 (December 2007)","DOI":"10.1109\/ICM.2007.4497656"},{"issue":"2","key":"51_CR25","first-page":"309","volume":"3","author":"Y.A. Siddeeq","year":"2011","unstructured":"Siddeeq, Y.A., Ali, H.M.: AES cryptosystem development using neural networks. International Journal of Computer and Electrical Engineering (IJCEE)\u00a03(2), 309\u2013314 (2011)","journal-title":"International Journal of Computer and Electrical Engineering (IJCEE)"},{"key":"51_CR26","doi-asserted-by":"crossref","unstructured":"Albassal, A., Wahdan, A.M.: Neural network based cryptanalysis of a feistel type block cipher. In: International Conference on Electrical, Electronic and Computer Engineering, ICEEC 2004, pp. 231\u2013237 (September 2004)","DOI":"10.1109\/ICEEC.2004.1374430"},{"key":"51_CR27","doi-asserted-by":"crossref","unstructured":"Albassal, A., Wahdan, A.M.: Genetic algorithm cryptanalysis of a feistel type block cipher. In: International Conference on Electrical, Electronic and Computer Engineering, ICEEC 2004, pp. 217\u2013221 (September 2004)","DOI":"10.1109\/ICEEC.2004.1374427"}],"container-title":["Communications in Computer and Information Science","Advanced Machine Learning Technologies and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-35326-0_51.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,23]],"date-time":"2025-04-23T01:20:01Z","timestamp":1745371201000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-35326-0_51"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642353253","9783642353260"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-35326-0_51","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2012]]}}}