{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T13:21:46Z","timestamp":1725456106551},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642356056"},{"type":"electronic","value":"9783642356063"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012]]},"DOI":"10.1007\/978-3-642-35606-3_22","type":"book-chapter","created":{"date-parts":[[2012,12,7]],"date-time":"2012-12-07T00:40:17Z","timestamp":1354840817000},"page":"188-195","source":"Crossref","is-referenced-by-count":2,"title":["An Elastic Architecture Adaptable to Millions of Application Scenarios"],"prefix":"10.1007","author":[{"given":"Yunji","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tianshi","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qi","family":"Guo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhiwei","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lei","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"unstructured":"Abella, J., Gonzalez, A.: On reducing register pressure and energy in multiple-banked register files. In: ICCD (2003)","key":"22_CR1"},{"key":"22_CR2","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1109\/2.982917","volume":"35","author":"T. Austin","year":"2002","unstructured":"Austin, T., et al.: Simplescalar: An infrastructure for computer system modeling. Computer\u00a035, 59\u201367 (2002)","journal-title":"Computer"},{"doi-asserted-by":"crossref","unstructured":"Balasubramonian, R., et al.: Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures. In: MICRO-33 (2000)","key":"22_CR3","DOI":"10.1145\/360128.360153"},{"doi-asserted-by":"crossref","unstructured":"Blaauw, G., Brooks Jr., F.: The structure of SYSTEM\/360: Part I: Outline of the logical structure. IBM Systems Journal\u00a03(2) (1964)","key":"22_CR4","DOI":"10.1147\/sj.32.0118"},{"doi-asserted-by":"crossref","unstructured":"Dubach, C., et al.: A predictive model for dynamic microarchitectural adaptivity control. In: MICRO-43 (2010)","key":"22_CR5","DOI":"10.1109\/MICRO.2010.14"},{"doi-asserted-by":"crossref","unstructured":"Folegnani, D., Gonz\u00e1lez, A.: Energy-effective issue logic. In: ISCA (2001)","key":"22_CR6","DOI":"10.1145\/379240.379266"},{"issue":"9","key":"22_CR7","doi-asserted-by":"publisher","first-page":"1277","DOI":"10.1109\/4.535411","volume":"31","author":"R. Gonzalez","year":"1996","unstructured":"Gonzalez, R., Horowitz, M.: Energy dissipation in general purpose microprocessors. IEEE Journal of Solid-State Circuits\u00a031(9), 1277\u20131284 (1996)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"3","key":"22_CR8","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1109\/MM.2007.56","volume":"27","author":"K. Hoste","year":"2007","unstructured":"Hoste, K., Eeckhout, L.: Microarchitecture-independent workload characterization. IEEE Micro\u00a027(3), 63\u201372 (2007)","journal-title":"IEEE Micro"},{"unstructured":"Hughes, C.J., et al.: Saving energy with architectural and frequency adaptations for multimedia applications. In: MICRO-34 (2001)","key":"22_CR9"},{"unstructured":"Intel, annual report (1999), \n                    \n                      http:\/\/download.intel.com\/museum\/archives\/pdf\/1999AR.pdf","key":"22_CR10"},{"unstructured":"Intel, annual report (2009), \n                    \n                      http:\/\/www.intc.com\/intelAR2009\/","key":"22_CR11"},{"doi-asserted-by":"crossref","unstructured":"Ipek, E., et al.: Core fusion: accommodating software diversity in chip multiprocessors. In: ISCA (2007)","key":"22_CR12","DOI":"10.1145\/1250662.1250686"},{"doi-asserted-by":"crossref","unstructured":"Ipek, E., et al.: Efficiently exploring architectural design spaces via predictive modeling. In: ASPLOS-XII (2006)","key":"22_CR13","DOI":"10.1145\/1168857.1168882"},{"doi-asserted-by":"crossref","unstructured":"Kontorinis, V., Shayan, A., Tullsen, D.M., et al.: Reducing peak power with a table-driven adaptive processor core. In: MICRO-42 (2009)","key":"22_CR14","DOI":"10.1145\/1669112.1669137"},{"unstructured":"Liu, F., et al.: Understanding how off-chip memory bandwidth partitioning in chip multiprocessors affects system performance. In: HPCA (2010)","key":"22_CR15"},{"doi-asserted-by":"crossref","unstructured":"Mariani, G., et al.: An industrial design space exploration framework for supporting run-time resource management on multi-core systems. In: DATE (2010)","key":"22_CR16","DOI":"10.1109\/DATE.2010.5457211"},{"unstructured":"Quinlan, J.R.: Learning with continuous classes. In: AI (1992)","key":"22_CR17"}],"container-title":["Lecture Notes in Computer Science","Network and Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-35606-3_22.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,4]],"date-time":"2021-05-04T13:20:12Z","timestamp":1620134412000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-35606-3_22"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"ISBN":["9783642356056","9783642356063"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-35606-3_22","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2012]]}}}