{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T13:50:39Z","timestamp":1725457839570},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642360350"},{"type":"electronic","value":"9783642360367"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-36036-7_3","type":"book-chapter","created":{"date-parts":[[2013,1,17]],"date-time":"2013-01-17T01:59:30Z","timestamp":1358387970000},"page":"31-45","source":"Crossref","is-referenced-by-count":0,"title":["Evaluation of Power Consumption at Execution of Multiple Automatically Parallelized and Power Controlled Media Applications on the RP2 Low-Power Multicore"],"prefix":"10.1007","author":[{"given":"Hiroki","family":"Mikami","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shumpei","family":"Kitaki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masayoshi","family":"Mase","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akihiro","family":"Hayashi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mamoru","family":"Shimaoka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keiji","family":"Kimura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masato","family":"Edahiro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hironori","family":"Kasahara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"3_CR1","unstructured":"Pham, D., et al.: The design and implementation of a first-generation cell processor. In: Proceeding of the IEEE International Solid-State Circuits Conference (2005)"},{"key":"3_CR2","unstructured":"Hayase, K., Shibahara, S., Nishii, O., Hattori, T., Hasegawa, A., Takada, M., Irie, N., Uchiyama, K., Odaka, T., Takada, K., Kimura, K., Kasahara, H., Yoshida, Y., Kamei, T.: A 4320mips four-processor core smp\/amp with individually managed clock frequency for low power consumption. In: 2007 IEEE International Solid-State Circuits Conference, ISSCC 2007 (February 2007)"},{"key":"3_CR3","unstructured":"Yoshida, Y., Hayase, K., Hayashi, T., Nishii, O., Yasu, Y., Hasegawa, A., Takada, M., Ito, M., Mizuno, H., Uchiyama, K., Odaka, T., Shirako, J., Mase, M., Kimura, K., Kasahara, H., Ito, M., Hattori, T.: An 8640 mips soc with independent power-off control of 8 cpu and 8 rams by an automatic parallelizing compiler. In: Proc. of IEEE International Solid State Circuits Conference, ISSCC 2008 (February 2008)"},{"key":"3_CR4","unstructured":"Kiyoshige, Y., Nitta, Y., Matsui, S., Nishii, O., Hasegawa, A., Ishikawa, M., Yamada, T., Miyakoshi, J., Terada, K., Nojiri, T., Satoh, M., Mizuno, H., Uchiyama, K., Wada, Y., Kimura, K., Kasahara, H., Maejima, H., Yuyama, Y., Ito, M.: A 45nm 37.3gops\/w heterogeneous multi-core soc. In: IEEE International Solid-State Circuits Conference, ISSCC 2010 (February 2010)"},{"key":"3_CR5","doi-asserted-by":"crossref","unstructured":"Cornish, J.: Balanced energy optimization. In: International Symposium on Low Power Electronics and Design (2004)","DOI":"10.1145\/1013235.1013237"},{"key":"3_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"188","DOI":"10.1007\/978-3-642-13374-9_13","volume-title":"Languages and Compilers for Parallel Computing","author":"K. Kimura","year":"2010","unstructured":"Kimura, K., Mase, M., Mikami, H., Miyamoto, T., Shirako, J., Kasahara, H.: OSCAR API for Real-Time Low-Power Multicores and Its Performance on Multicores and SMP Servers. In: Gao, G.R., Pollock, L.L., Cavazos, J., Li, X. (eds.) LCPC 2009. LNCS, vol.\u00a05898, pp. 188\u2013202. Springer, Heidelberg (2010)"},{"issue":"12","key":"3_CR7","first-page":"951","volume":"J73-D-1","author":"H. Honda","year":"1990","unstructured":"Honda, H., Iwata, M., Kasahara, H.: Coarse grain parallelism detection scheme of a fortran program. Trans. of IEICE\u00a0J73-D-1(12), 951\u2013960 (1990)","journal-title":"Trans. of IEICE"},{"key":"3_CR8","unstructured":"Kasahara, H., et al.: A multi-grain parallelizing compilation scheme on oscar. In: Proc. 4th Workshop on Language and Compilers for Parallel Computing (1991)"},{"key":"3_CR9","unstructured":"Kasahara, H.: Advanced automatic parallelizing compiler technology. IPSJ Maganie (April 2003)"},{"key":"3_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"319","DOI":"10.1007\/11532378_23","volume-title":"Languages and Compilers for High Performance Computing","author":"K. Ishizaka","year":"2005","unstructured":"Ishizaka, K., Miyamoto, T., Shirako, J., Obata, M., Kimura, K., Kasahara, H.: Performance of OSCAR Multigrain Parallelizing Compiler on SMP Servers. In: Eigenmann, R., Li, Z., Midkiff, S.P. (eds.) LCPC 2004. LNCS, vol.\u00a03602, pp. 319\u2013331. Springer, Heidelberg (2005)"},{"key":"3_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"31","DOI":"10.1007\/11596110_3","volume-title":"Languages and Compilers for Parallel Computing","author":"M. Obata","year":"2005","unstructured":"Obata, M., Shirako, J., Kaminaga, H., Ishizaka, K., Kasahara, H.: Hierarchical Parallelism Control for Multigrain Parallel Processing. In: Pugh, B., Tseng, C.-W. (eds.) LCPC 2002. LNCS, vol.\u00a02481, pp. 31\u201344. Springer, Heidelberg (2005)"},{"key":"3_CR12","unstructured":"Kasahara, H., Honda, H., Iwata, M., Hirota, M.: A compilation scheme for macro-dataflow computation on hierarchical multiprocessor system. In: Proc. Int Conf. on Parallel Processing (1990)"},{"key":"3_CR13","unstructured":"Kasahara, H., Honda, H., Narita, S.: Parallel processing of near fine grain tasks using static scheduling on oscar. In: Proceedings of Supercomputing 1990 (November 1990)"},{"key":"3_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"362","DOI":"10.1007\/978-3-540-69330-7_25","volume-title":"Languages and Compilers for Parallel Computing","author":"J. Shirako","year":"2006","unstructured":"Shirako, J., Oshiyama, N., Wada, Y., Shikano, H., Kimura, K., Kasahara, H.: Compiler Control Power Saving Scheme for Multi Core Processors. In: Ayguad\u00e9, E., Baumgartner, G., Ramanujam, J., Sadayappan, P. (eds.) LCPC 2005. LNCS, vol.\u00a04339, pp. 362\u2013376. Springer, Heidelberg (2006)"},{"key":"3_CR15","unstructured":"Lee, C., et al.: Mediabench: A tool for evaluating and synthesizing multimedia and communications systems. In: 30th International Symposium on Microarchitecture, MICRO30 (November 1997)"},{"key":"3_CR16","unstructured":"Iwata, E., et al.: Exploiting coarse-grain parallelism in the mpeg-2 algorithm. Technical Report CSL-TR-98-771 (September 1998)"}],"container-title":["Lecture Notes in Computer Science","Languages and Compilers for Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-36036-7_3.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,4]],"date-time":"2021-05-04T13:34:35Z","timestamp":1620135275000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-36036-7_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642360350","9783642360367"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-36036-7_3","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}