{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T13:37:21Z","timestamp":1725716241421},"publisher-location":"Berlin, Heidelberg","reference-count":29,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642360947"},{"type":"electronic","value":"9783642360954"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-36095-4_10","type":"book-chapter","created":{"date-parts":[[2013,2,11]],"date-time":"2013-02-11T10:56:11Z","timestamp":1360580171000},"page":"145-161","source":"Crossref","is-referenced-by-count":7,"title":["Efficient Vector Implementations of AES-Based Designs: A Case Study and New Implemenations for Gr\u00f8stl"],"prefix":"10.1007","author":[{"given":"Severin","family":"Holzer-Graf","sequence":"first","affiliation":[]},{"given":"Thomas","family":"Krinninger","sequence":"additional","affiliation":[]},{"given":"Martin","family":"Pernull","sequence":"additional","affiliation":[]},{"given":"Martin","family":"Schl\u00e4ffer","sequence":"additional","affiliation":[]},{"given":"Peter","family":"Schwabe","sequence":"additional","affiliation":[]},{"given":"David","family":"Seywald","sequence":"additional","affiliation":[]},{"given":"Wolfgang","family":"Wieser","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"10_CR1","doi-asserted-by":"crossref","unstructured":"Aoki, K., Roland, G., Sasaki, Y., Schl\u00e4ffer, M.: Byte Slicing Gr\u00f8stl \u2013 Optimized Intel AES-NI and 8-bit Implementations of the SHA-3 Finalist Gr\u00f8stl. In: Lopez, J., Samarati, P. (eds.) Proceedings of SECRYPT 2011, pp. 124\u2013133. SciTePress (2011)","DOI":"10.1007\/978-3-642-35755-8_20"},{"key":"10_CR2","unstructured":"ARM Limited: Cortex-a8 technical reference manual, revision r3p2 (2010), \n                    \n                      http:\/\/infocenter.arm.com\/help\/index.jsp?topic=\/com.arm.doc.ddi0344k\/index.html"},{"key":"10_CR3","unstructured":"ARM Limited: NEON (March 2011), \n                    \n                      http:\/\/www.arm.com\/products\/processors\/technologies\/neon.php"},{"key":"10_CR4","unstructured":"Bernstein, D.J., Lange, T.: eBASH: ECRYPT Benchmarking of All Submitted Hashes (January 2011), \n                    \n                      http:\/\/bench.cr.yp.to\/ebash.html"},{"key":"10_CR5","unstructured":"Bernstein, D.J., Lange, T.: SUPERCOP (2012), \n                    \n                      http:\/\/bench.cr.yp.to\/supercop.html\n                    \n                    \n                  , (accessed September 9, 2012)"},{"key":"10_CR6","doi-asserted-by":"crossref","unstructured":"Bernstein, D.J., Schwabe, P.: NEON crypto (2012), \n                    \n                      http:\/\/cryptojedi.org\/papers\/#neoncrypto","DOI":"10.1007\/978-3-642-33027-8_19"},{"key":"10_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"260","DOI":"10.1007\/BFb0052352","volume-title":"Fast Software Encryption","author":"E. Biham","year":"1997","unstructured":"Biham, E.: A Fast New DES Implementation in Software. In: Biham, E. (ed.) FSE 1997. LNCS, vol.\u00a01267, pp. 260\u2013272. Springer, Heidelberg (1997), \n                    \n                      http:\/\/www.cs.technion.ac.il\/users\/wwwb\/cgi-bin\/tr-get.cgi\/1997\/CS\/CS0891.pdf"},{"key":"10_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"178","DOI":"10.1007\/978-3-642-13193-6_16","volume-title":"Experimental Algorithms","author":"J. Boyar","year":"2010","unstructured":"Boyar, J., Peralta, R.: A New Combinational Logic Minimization Technique with Applications to Cryptology. In: Festa, P. (ed.) SEA 2010. LNCS, vol.\u00a06049, pp. 178\u2013189. Springer, Heidelberg (2010)"},{"key":"10_CR9","unstructured":"\u00c7alik, \u00c7.: Multi-stream and Constant-time SHA-3 Implementations. NIST hash function mailing list (December 2010), \n                    \n                      http:\/\/www.metu.edu.tr\/~ccalik\/software.html#sha3"},{"key":"10_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"441","DOI":"10.1007\/11545262_32","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2005","author":"D. Canright","year":"2005","unstructured":"Canright, D.: A Very Compact S-Box for AES. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol.\u00a03659, pp. 441\u2013455. Springer, Heidelberg (2005)"},{"key":"10_CR11","unstructured":"Corp, I.: Intel advanced vector extensions programming reference (2011), \n                    \n                      http:\/\/software.intel.com\/file\/36945"},{"key":"10_CR12","unstructured":"Daemen, J., Rijmen, V.: AES Proposal: Rijndael. NIST AES Algorithm Submission (September 1999), \n                    \n                      http:\/\/csrc.nist.gov\/archive\/aes\/rijndael\/Rijndael-ammended.pdf"},{"key":"10_CR13","doi-asserted-by":"crossref","unstructured":"Derbez, P., Fouque, P.A., Jean, J.: Improved Key Recovery Attacks on Reduced-Round AES. In: CRYPTO Rump Session (2012)","DOI":"10.1007\/978-3-642-38348-9_23"},{"key":"10_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"213","DOI":"10.1007\/3-540-44706-7_15","volume-title":"Fast Software Encryption","author":"N. Ferguson","year":"2001","unstructured":"Ferguson, N., Kelsey, J., Lucks, S., Schneier, B., Stay, M., Wagner, D., Whiting, D.L.: Improved Cryptanalysis of Rijndael. In: Schneier, B. (ed.) FSE 2000. LNCS, vol.\u00a01978, pp. 213\u2013230. Springer, Heidelberg (2001)"},{"key":"10_CR15","unstructured":"Gauravaram, P., Knudsen, L.R., Matusiewicz, K., Mendel, F., Rechberger, C., Schl\u00e4ffer, M., Thomsen, S.S.: Gr\u00f8stl \u2013 a SHA-3 candidate. Submission to NIST (2008), \n                    \n                      http:\/\/www.groestl.info\n                    \n                    \n                   (retrieved July 4, 2010)"},{"key":"10_CR16","unstructured":"Gauravaram, P., Knudsen, L.R., Matusiewicz, K., Mendel, F., Rechberger, C., Schl\u00e4ffer, M., Thomsen, S.S.: Gr\u00f8stl \u2013 a SHA-3 candidate. Submission to NIST (Round 3) (2011), \n                    \n                      http:\/\/www.groestl.info\n                    \n                    \n                   (November 25, 2011)"},{"key":"10_CR17","unstructured":"Grisenthwaite, R.: Armv8 technology preview (2011), \n                    \n                      http:\/\/www.arm.com\/files\/downloads\/ARMv8_Architecture.pdf"},{"key":"10_CR18","unstructured":"Gueron, S., Krasnov, V.: Simultaneous hashing of multiple messages. Cryptology ePrint Archive, Report 2012\/371 (2012), \n                    \n                      http:\/\/eprint.iacr.org\/2012\/371"},{"key":"10_CR19","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1007\/978-3-642-04138-9_2","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2009","author":"M. Hamburg","year":"2009","unstructured":"Hamburg, M.: Accelerating AES with Vector Permute Instructions. In: Clavier, C., Gaj, K. (eds.) CHES 2009. LNCS, vol.\u00a05747, pp. 18\u201332. Springer, Heidelberg (2009), \n                    \n                      http:\/\/mikehamburg.com\/papers\/vector_aes\/vector_aes.pdf"},{"key":"10_CR20","unstructured":"Intel: Intel software development emulator (2012), \n                    \n                      http:\/\/software.intel.com\/en-us\/articles\/intel-software-development-emulator\/"},{"key":"10_CR21","unstructured":"Intel Corporation: Intel Advanced Encryption Standard Instructions (AES-NI) (March 2011), \n                    \n                      http:\/\/software.intel.com\/en-us\/articles\/intel-advanced-encryption-standard-instructions-aes-ni\/"},{"key":"10_CR22","unstructured":"Intel (Mark Buxton): Haswell New Instruction Descriptions (June 2011), \n                    \n                      http:\/\/software.intel.com\/en-us\/blogs\/2011\/06\/13\/haswell-new-instruction-descriptions-now-available\/"},{"key":"10_CR23","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/978-3-642-04138-9_1","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2009","author":"E. K\u00e4sper","year":"2009","unstructured":"K\u00e4sper, E., Schwabe, P.: Faster and Timing-Attack Resistant AES-GCM. In: Clavier, C., Gaj, K. (eds.) CHES 2009. LNCS, vol.\u00a05747, pp. 1\u201317. Springer, Heidelberg (2009)"},{"key":"10_CR24","unstructured":"National Institute of Standards and Technology: FIPS PUB 197, Advanced Encryption Standard (AES). Federal Information Processing Standards Publication 197, U.S. Department of Commerce (November 2001)"},{"key":"10_CR25","unstructured":"National Institute of Standards and Technology: Cryptographic Hash Project (2007), \n                    \n                      http:\/\/www.nist.gov\/hash-competition\n                    \n                    \n                  ."},{"key":"10_CR26","unstructured":"NIST: Announcing request for candidate algorithm nominations for a new cryptographic hash algorithm (SHA-3) family. Federal Register 72(212), 62212\u201362220 (2007), \n                    \n                      http:\/\/csrc.nist.gov\/groups\/ST\/hash\/documents\/FR_Notice_Nov07.pdf"},{"key":"10_CR27","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"324","DOI":"10.1007\/978-3-642-31410-0_20","volume-title":"Progress in Cryptology - AFRICACRYPT 2012","author":"P. Schwabe","year":"2012","unstructured":"Schwabe, P., Yang, B.-Y., Yang, S.-Y.: SHA-3 on ARM11 Processors. In: Mitrokotsa, A., Vaudenay, S. (eds.) AFRICACRYPT 2012. LNCS, vol.\u00a07374, pp. 324\u2013341. Springer, Heidelberg (2012), \n                    \n                      http:\/\/cryptojedi.org\/papers\/#sha3arm"},{"key":"10_CR28","unstructured":"Wenzel-Benner, C., Gr\u00e4f, J.: XBX: eXternal Benchmarking eXtension for the SUPERCOP Crypto Benchmarking Framework (2012), \n                    \n                      https:\/\/xbx.das-labor.org\/"},{"key":"10_CR29","unstructured":"Wieser, W.: Optimization of Gr\u00f8stl for 32-bit ARM Processors. Bachelor\u2019s thesis, Graz University of Technology, Austria (2011)"}],"container-title":["Lecture Notes in Computer Science","Topics in Cryptology \u2013 CT-RSA 2013"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-36095-4_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,11]],"date-time":"2019-05-11T05:01:49Z","timestamp":1557550909000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-36095-4_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642360947","9783642360954"],"references-count":29,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-36095-4_10","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}