{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T04:18:28Z","timestamp":1745986708373,"version":"3.40.4"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642361562"},{"type":"electronic","value":"9783642361579"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-36157-9_1","type":"book-chapter","created":{"date-parts":[[2013,1,2]],"date-time":"2013-01-02T06:22:00Z","timestamp":1357107720000},"page":"1-10","source":"Crossref","is-referenced-by-count":0,"title":["Sleep-Transistor Based Power-Gating Tradeoff Analyses"],"prefix":"10.1007","author":[{"given":"Sven","family":"Rosinger","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wolfgang","family":"Nebel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"1_CR1","unstructured":"Helms, D.: Leakage Models for High-Level Power Estimation. PhD thesis, University of Oldenburg, Department for computer science (2009)"},{"key":"1_CR2","doi-asserted-by":"crossref","unstructured":"Henry, M.B., Nazhandali, L.: From transistors to MEMS: throughput-aware power gating in CMOS circuits. In: Proc. of the Design, Automation and Test in Europe Conference and Exhibition 2010 (DATE), pp. 130\u2013135 (2010)","DOI":"10.1109\/DATE.2010.5457224"},{"issue":"11","key":"1_CR3","doi-asserted-by":"publisher","first-page":"1131","DOI":"10.1109\/4.245593","volume":"28","author":"M. Horiguchi","year":"1993","unstructured":"Horiguchi, M., Sakata, T., Itoh, K.: Switched-source-impedance CMOS circuit for low standby subthreshold current giga-scale LSI\u2019s. IEEE Journal of Solid-State Circuits\u00a028(11), 1131\u20131135 (1993)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"1_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"171","DOI":"10.1007\/978-3-540-74442-9_17","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"M. Hoyer","year":"2007","unstructured":"Hoyer, M., Helms, D., Nebel, W.: Modelling the Impact of High Level Leakage Optimization Techniques on the Delay of RT-Components. In: Az\u00e9mard, N., Svensson, L. (eds.) PATMOS 2007. LNCS, vol.\u00a04644, pp. 171\u2013180. Springer, Heidelberg (2007)"},{"key":"1_CR5","unstructured":"Nangate Inc. Nangate 45nm open cell library, http:\/\/www.nangate.com"},{"key":"1_CR6","unstructured":"Nanoscale Integration and Modeling (NIMO) Group at Arizona State University Predictive Technology Model, http:\/\/www.eas.asu.edu\/~ptm\/"},{"key":"1_CR7","unstructured":"ITRS Working Group International Technology Roadmap for Semiconductors: Design (2010)"},{"key":"1_CR8","doi-asserted-by":"publisher","first-page":"1498","DOI":"10.1109\/4.871328","volume":"35","author":"H. Kawaguchi","year":"2000","unstructured":"Kawaguchi, H., Nose, K., Sakurai, T.: A super cut-off CMOS(SCCMOS) scheme for 0.5-v supply voltage with picoampere stand-by current. IEEE Journal of Solid-State Circuits\u00a035, 1498\u20131501 (2000)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"1_CR9","unstructured":"Min, K.-S., Sakurai, T.: Zigzag super cut-off CMOS (ZSCCMOS) scheme with self-saturated virtual power lines for subthreshold-leakage-suppressed sub-1v-vdd LSI\u2019s. In: Proc. of the 28th European Solid-State Circuits Conference, pp. 679\u2013682 (2002)"},{"key":"1_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"278","DOI":"10.1007\/978-3-540-74442-9_27","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"S. Rosinger","year":"2007","unstructured":"Rosinger, S., Helms, D., Nebel, W.: RTL Power Modeling and Estimation of Sleep Transistor Based Power Gating. In: Az\u00e9mard, N., Svensson, L. (eds.) PATMOS 2007. LNCS, vol.\u00a04644, pp. 278\u2013287. Springer, Heidelberg (2007)"},{"key":"1_CR11","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1835420.1835421","volume":"15","author":"Y. Shin","year":"2010","unstructured":"Shin, Y., Seomun, J., Choi, K.-M., Sakurai, T.: Power gating: Circuits, design methodologies, and best practice for standard-cell vlsi designs. ACM Transactions on Design Automation of Electronic Systems (TODAES)\u00a015, 1\u201337 (2010)","journal-title":"ACM Transactions on Design Automation of Electronic Systems (TODAES)"},{"key":"1_CR12","doi-asserted-by":"crossref","unstructured":"Wang, X., Chen, Y.: Spintronic memristor devices and application. In: Proc. of the Design, Automation and Test in Europe Conference and Exhibition (DATE), pp. 667\u2013672 (2010)","DOI":"10.1109\/DATE.2010.5457118"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-36157-9_1.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,29]],"date-time":"2025-04-29T15:33:36Z","timestamp":1745940816000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-36157-9_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642361562","9783642361579"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-36157-9_1","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}