{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T04:18:27Z","timestamp":1745986707813,"version":"3.40.4"},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642361562"},{"type":"electronic","value":"9783642361579"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-36157-9_10","type":"book-chapter","created":{"date-parts":[[2013,1,2]],"date-time":"2013-01-02T06:22:00Z","timestamp":1357107720000},"page":"93-102","source":"Crossref","is-referenced-by-count":0,"title":["Adaptive Synchronization for DVFS Applications"],"prefix":"10.1007","author":[{"given":"Ghaith","family":"Tarawneh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Yakovlev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"1","key":"10_CR1","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1109\/TVLSI.2008.2001947","volume":"17","author":"Z. Yu","year":"2009","unstructured":"Yu, Z., Baas, B.: High performance, energy efficiency, and scalability with gals chip multiprocessors. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a017(1), 66\u201379 (2009)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"4","key":"10_CR2","doi-asserted-by":"publisher","first-page":"421","DOI":"10.1109\/T-C.1973.223730","volume":"C-22","author":"T. Chaney","year":"1973","unstructured":"Chaney, T., Molnar, C.: Anomalous behavior of synchronizer and arbiter circuits. IEEE Transactions on Computers\u00a0C-22(4), 421\u2013422 (1973)","journal-title":"IEEE Transactions on Computers"},{"issue":"5","key":"10_CR3","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1109\/MDT.2011.113","volume":"28","author":"R. Ginosar","year":"2011","unstructured":"Ginosar, R.: Metastability and synchronizers: A tutorial. IEEE Design Test of Computers\u00a028(5), 23\u201335 (2011)","journal-title":"IEEE Design Test of Computers"},{"key":"10_CR4","doi-asserted-by":"crossref","unstructured":"Yang, S., Greenstreet, M.: Computing synchronizer failure probabilities. In: Design, Automation Test in Europe Conference Exhibition, DATE 2007, pp. 1\u20136 (April 2007)","DOI":"10.1109\/DATE.2007.364487"},{"key":"10_CR5","doi-asserted-by":"crossref","unstructured":"Yang, S., Jones, I., Greenstreet, M.: Synchronizer performance in deep sub-micron technology. In: 2011 17th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC), pp. 33\u201342 (April 2011)","DOI":"10.1109\/ASYNC.2011.19"},{"key":"10_CR6","unstructured":"Portmann, C.L.: Characterization and reduction of metastability errors in CMOS interface circuits. PhD thesis, Stanford University (1995)"},{"issue":"9","key":"10_CR7","doi-asserted-by":"publisher","first-page":"1028","DOI":"10.1109\/TVLSI.2007.902207","volume":"15","author":"D. Kinniment","year":"2007","unstructured":"Kinniment, D., Dike, C., Heron, K., Russell, G., Yakovlev, A.: Measuring deep metastability and its effect on synchronizer performance. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a015(9), 1028\u20131039 (2007)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"10_CR8","doi-asserted-by":"crossref","unstructured":"Semiat, Y., Ginosar, R.: Timing measurements of synchronization circuits. In: Proceedings of the Ninth International Symposium on Asynchronous Circuits and Systems, pp. 68\u201377 (May 2003)","DOI":"10.1109\/ASYNC.2003.1199167"},{"issue":"6","key":"10_CR9","doi-asserted-by":"publisher","first-page":"840","DOI":"10.1016\/j.mejo.2011.04.008","volume":"42","author":"J. Zhou","year":"2011","unstructured":"Zhou, J., Ashouei, M., Kinniment, D., Huisken, J., Russell, G., Yakovlev, A.: Sub-threshold synchronizer. Microelectronics Journal\u00a042(6), 840\u2013850 (2011)","journal-title":"Microelectronics Journal"},{"key":"10_CR10","doi-asserted-by":"crossref","unstructured":"Zhou, J., Kinniment, D., Russell, G., Yakovlev, A.: A robust synchronizer. In: IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, 2 p. (March 2006)","DOI":"10.1109\/ISVLSI.2006.12"},{"issue":"4","key":"10_CR11","doi-asserted-by":"publisher","first-page":"901","DOI":"10.1109\/4.340","volume":"23","author":"T. Sakurai","year":"1988","unstructured":"Sakurai, T.: Optimization of cmos arbiter and synchronizer circuits with submicrometer mosfets. IEEE Journal of Solid-State Circuits\u00a023(4), 901\u2013906 (1988)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"1","key":"10_CR12","doi-asserted-by":"publisher","first-page":"146","DOI":"10.1109\/4.16314","volume":"24","author":"J. Horstmann","year":"1989","unstructured":"Horstmann, J., Eichel, H., Coates, R.: Metastability behavior of cmos asic flip-flops in theory and test. IEEE Journal of Solid-State Circuits\u00a024(1), 146\u2013157 (1989)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"10_CR13","doi-asserted-by":"crossref","unstructured":"Beer, S., Ginosar, R., Priel, M., Dobkin, R., Kolodny, A.: The devolution of synchronizers. In: 2010 IEEE Symposium on Asynchronous Circuits and Systems (ASYNC), pp. 94\u2013103 (May 2010)","DOI":"10.1109\/ASYNC.2010.22"},{"key":"10_CR14","doi-asserted-by":"publisher","first-page":"39","DOI":"10.1109\/ASYNC.2008.11","volume-title":"Proceedings of the 2008 14th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2008","author":"J. Zhou","year":"2008","unstructured":"Zhou, J., Kinniment, D., Russell, G., Yakovlev, A.: Adapting synchronizers to the effects of on chip variability. In: Proceedings of the 2008 14th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2008, pp. 39\u201347. IEEE Computer Society, Washington, DC (2008)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-36157-9_10.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,29]],"date-time":"2025-04-29T15:33:32Z","timestamp":1745940812000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-36157-9_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642361562","9783642361579"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-36157-9_10","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}