{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T04:18:27Z","timestamp":1745986707649,"version":"3.40.4"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642361562"},{"type":"electronic","value":"9783642361579"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-36157-9_14","type":"book-chapter","created":{"date-parts":[[2013,1,2]],"date-time":"2013-01-02T06:22:00Z","timestamp":1357107720000},"page":"131-141","source":"Crossref","is-referenced-by-count":1,"title":["Direct Statistical Simulation of Timing Properties in Sequential Circuits"],"prefix":"10.1007","author":[{"given":"Javier","family":"Rodr\u00edguez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qin","family":"Tang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amir","family":"Zjajo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michel","family":"Berkelaar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nick","family":"van der Meijs","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"14_CR1","doi-asserted-by":"crossref","unstructured":"Hitchcock, R.B., Smith, G.L., Cheng, D.D.: Timing Analysis of Computer Hardware. IBM Journal of Research and Development, 100\u2013105 (1982)","DOI":"10.1147\/rd.261.0100"},{"key":"14_CR2","doi-asserted-by":"crossref","unstructured":"Hitchcock, R.B.: Timing Verification and the Timing Analysis program. In: Proc. of the DAC, pp. 594\u2013604 (1982)","DOI":"10.1145\/800263.809264"},{"key":"14_CR3","doi-asserted-by":"crossref","unstructured":"Blaauw, D., Chopra, K., Srivastava, A., Scheffer, L.: Statistical Timing Analysis: From Basic Principles to State the Art. IEEE Trans. on CAD of Integrated Circuits and Systems, 589\u2013607 (2008)","DOI":"10.1109\/TCAD.2007.907047"},{"key":"14_CR4","unstructured":"Berkelaar, M.: Statistical Delay Calculation, a Linear Time Method. In: Proc. of TAU, pp. 15\u201324 (1997)"},{"key":"14_CR5","doi-asserted-by":"crossref","unstructured":"Visweswariah, C., Ravindran, K., Kalafala, K., Walker, S.G., Narayan, S.: First-Order Incremental Block-Based Statistical Timing Analysis. In: Proc. of the DAC, pp. 331\u2013336 (2004)","DOI":"10.1145\/996566.996663"},{"key":"14_CR6","doi-asserted-by":"crossref","unstructured":"Agarwal, A., Blaauw, D., Zolotov, V.: Statistical Timing Analysis for Intra-Die Process Variations with Spatial Correlations. In: Proc. of the IEEE\/ACM ICCAD, pp. 900\u2013907 (2003)","DOI":"10.1109\/ICCAD.2003.159781"},{"key":"14_CR7","doi-asserted-by":"crossref","unstructured":"Croix, J.F., Wong, D.F.: Blade and Razor: Cell and Interconnect Delay Analysis Using Current-Based Models. In: Proc. of the DAC, pp. 386\u2013389 (2003)","DOI":"10.1145\/775930.775933"},{"key":"14_CR8","doi-asserted-by":"crossref","unstructured":"Nazarian, S., Fatemi, H., Pedram, M.: Accurate Timing and Noise Analysis of Combinational and Sequential Logic Cells Using Current Source Modeling. IEEE Trans. Very Large Scale Integrated Systems, 92\u2013103 (2011)","DOI":"10.1109\/TVLSI.2009.2024945"},{"key":"14_CR9","doi-asserted-by":"crossref","unstructured":"Fatemi, H., Nazarian, S., Pedram, M.: Statistical Logic Cell Delay Analysis Using a Current-based Model. In: Proc. of the DAC, pp. 253\u2013256 (2006)","DOI":"10.1109\/DAC.2006.229210"},{"key":"14_CR10","doi-asserted-by":"crossref","unstructured":"Salman, E., Dasdan, A., Taraporevala, F., Kucukcakar, K., Friedman, E.G.: Exploiting Setup\u2013Hold-Time Interdependence in Static Timing Analysis. IEEE Trans. on CAD of Integrated Circuits and Systems, 1114\u20131125 (2007)","DOI":"10.1109\/TCAD.2006.885834"},{"key":"14_CR11","unstructured":"Oh, N., Ding, L., Kasnavi, A.: Fast Sequential Cell Noise Immunity Characterization Using Meta-stable Point of Feedback Loop. In: Proc. of the ISQED, pp. 153\u2013159 (2006)"},{"key":"14_CR12","doi-asserted-by":"crossref","unstructured":"Amin, C., Kashyap, C., Menezes, N., Killpack, K., Chiprout, E.: A Multi-port Current Source Model for Multiple-Input Switching Effects in CMOS Library Cells. In: Proc. of the DAC, pp. 247\u2013252 (2006)","DOI":"10.1145\/1146909.1146974"},{"key":"14_CR13","doi-asserted-by":"crossref","unstructured":"Tang, Q., Zjajo, A., Berkelaar, M., van der Meijs, N.: RDE-Based Transistor-Level Gate Simulation for Statistical Static Timing Analysis. In: Proc. of the DAC, pp. 787\u2013792 (2010)","DOI":"10.1145\/1837274.1837473"},{"key":"14_CR14","doi-asserted-by":"crossref","unstructured":"Tang, Q., Zjajo, A., Berkelaar, M., van der Meijs, N.: Transistor-level gate model based statistical timing analysis considering correlations. In: DATE, pp. 917\u2013922 (2012)","DOI":"10.1109\/DATE.2012.6176628"},{"key":"14_CR15","unstructured":"UC Berkeley. BSIM4 MOSFET Model (2003), http:\/\/www-device.eecs.berkeley.edu\/bsim\/?page=BSIM4"},{"key":"14_CR16","unstructured":"Nangate 45nm Open Cell Library (2009), http:\/\/www.nangate.com\/?page_id=22"},{"key":"14_CR17","doi-asserted-by":"crossref","unstructured":"Ho, C.W., Ruehli, A., Brennan, P.: The Modified Nodal Approach to Network Analysis. IEEE Transactions on Circuits and Systems, 504\u2013509 (1975)","DOI":"10.1109\/TCS.1975.1084079"},{"key":"14_CR18","doi-asserted-by":"crossref","unstructured":"Najm, F.N.: Circuit Simulation. Wiley-IEEE Press (2010)","DOI":"10.1002\/9780470561218"},{"key":"14_CR19","volume-title":"Random Differential Equations in Science and Engineering","author":"T.T. Soong","year":"1973","unstructured":"Soong, T.T.: Random Differential Equations in Science and Engineering. Academic Press, New York (1973)"},{"key":"14_CR20","unstructured":"Tang, Q.: Personal communication"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-36157-9_14","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,29]],"date-time":"2025-04-29T15:33:31Z","timestamp":1745940811000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-36157-9_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642361562","9783642361579"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-36157-9_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}