{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T13:52:39Z","timestamp":1725889959200},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642361562"},{"type":"electronic","value":"9783642361579"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-36157-9_15","type":"book-chapter","created":{"date-parts":[[2013,1,2]],"date-time":"2013-01-02T06:22:00Z","timestamp":1357107720000},"page":"142-154","source":"Crossref","is-referenced-by-count":0,"title":["PVTA Tolerant Self-adaptive Clock Generation Architecture"],"prefix":"10.1007","author":[{"given":"Jordi","family":"P\u00e9rez-Puigdemont","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio","family":"Calomarde","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francesc","family":"Moll","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"2","key":"15_CR1","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1109\/4.982424","volume":"37","author":"K. Bowman","year":"2002","unstructured":"Bowman, K., Duvall, S., Meindl, J.: Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration. IEEE Journal of Solid-State Circuits\u00a037(2), 183\u2013190 (2002)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"15_CR2","doi-asserted-by":"publisher","first-page":"108","DOI":"10.1007\/s10825-010-0336-5","volume":"9","author":"Y. Ye","year":"2010","unstructured":"Ye, Y., Gummalla, S., Wang, C.-C., Chakrabarti, C., Cao, Y.: Random variability modeling and its impact on scaled cmos circuits. J. Comput. Electron.\u00a09, 108\u2013113 (2010)","journal-title":"J. Comput. Electron."},{"issue":"2","key":"15_CR3","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1109\/4.982424","volume":"37","author":"K.A. Bowman","year":"2002","unstructured":"Bowman, K.A., Duvall, S.G., Meindl, J.D.: Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration. IEEE Journal of Solid State Circuits\u00a037(2), 183\u2013190 (2002)","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"15_CR4","doi-asserted-by":"crossref","unstructured":"Steyaert, M., Van Breussegem, T., Meyvaert, H., Callemeyn, P., Wens, M.: Dc-dc converters: From discrete towards fully integrated cmos. In: 2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC), pp. 59\u201366 (September 2011)","DOI":"10.1109\/ESSDERC.2011.6044234"},{"key":"15_CR5","doi-asserted-by":"publisher","first-page":"1484","DOI":"10.1049\/el:20030996","volume":"39","author":"S.-S. Lee","year":"2003","unstructured":"Lee, S.-S., Kim, T.-G., Yoo, J.-T., Kim, S.-W.: Process-and-temperature compensated cmos voltage-controlled oscillator for clock generators. Electronics Letters\u00a039, 1484\u20131485 (2003)","journal-title":"Electronics Letters"},{"key":"15_CR6","doi-asserted-by":"publisher","first-page":"433","DOI":"10.1109\/JSSC.2005.863149","volume":"41","author":"K. Sundaresan","year":"2006","unstructured":"Sundaresan, K., Allen, P., Ayazi, F.: Process and temperature compensation in a 7-mhz cmos clock oscillator. IEEE Journal of Solid-State Circuits\u00a041, 433\u2013442 (2006)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"15_CR7","doi-asserted-by":"crossref","unstructured":"Drake, A., Senger, R., Singh, H., Carpenter, G., James, N.: Dynamic measurement of critical-path timing. In: IEEE International Conference on Integrated Circuit Design and Technology and Tutorial, ICICDT 2008, pp. 249\u2013252 (June 2008)","DOI":"10.1109\/ICICDT.2008.4567288"},{"key":"15_CR8","doi-asserted-by":"publisher","first-page":"51","DOI":"10.1109\/MC.2004.1274004","volume":"37","author":"A. Uht","year":"2004","unstructured":"Uht, A.: Going beyond worst-case specs with TEAtime. Computer\u00a037, 51\u201356 (2004)","journal-title":"Computer"},{"key":"15_CR9","doi-asserted-by":"publisher","first-page":"132","DOI":"10.1109\/TC.2005.34","volume":"54","author":"A. Uht","year":"2005","unstructured":"Uht, A.: Uniprocessor performance enhancement through adaptive clock frequency control. IEEE Transactions on Computers\u00a054, 132\u2013140 (2005)","journal-title":"IEEE Transactions on Computers"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-36157-9_15.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,4]],"date-time":"2021-05-04T13:35:48Z","timestamp":1620135348000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-36157-9_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642361562","9783642361579"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-36157-9_15","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}