{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T04:18:27Z","timestamp":1745986707819,"version":"3.40.4"},"publisher-location":"Berlin, Heidelberg","reference-count":23,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642361562"},{"type":"electronic","value":"9783642361579"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-36157-9_16","type":"book-chapter","created":{"date-parts":[[2013,1,2]],"date-time":"2013-01-02T06:22:00Z","timestamp":1357107720000},"page":"155-165","source":"Crossref","is-referenced-by-count":1,"title":["On-Chip NBTI and PBTI Tracking through an All-Digital Aging Monitor Architecture"],"prefix":"10.1007","author":[{"given":"Hossein Karimiyan","family":"Alidash","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrea","family":"Calimera","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alberto","family":"Macii","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Enrico","family":"Macii","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Massimo","family":"Poncino","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"8","key":"16_CR1","doi-asserted-by":"publisher","first-page":"560","DOI":"10.1109\/LED.2005.852523","volume":"26","author":"B.C. Paul","year":"2005","unstructured":"Paul, B.C., Kang, K., Kufluoglu, H., Alam, M.A., Roy, K.: Impact of NBTI on the temporal performance degradation of digital circuits. IEEE Electron. Device Letters\u00a026(8), 560\u2013562 (2005)","journal-title":"IEEE Electron. Device Letters"},{"key":"16_CR2","doi-asserted-by":"crossref","unstructured":"Bhardwaj, S., Wang, W., Vattikonda, R., Cao, Y., Vrudhula, S.: Predictive Modeling of the NBTI Effect for Reliable Design. In: IEEE CICC 2006, pp. 189\u2013192 (2006)","DOI":"10.1109\/CICC.2006.320885"},{"issue":"6","key":"16_CR3","doi-asserted-by":"publisher","first-page":"1331","DOI":"10.1109\/TED.2006.873884","volume":"53","author":"A. Scarpa","year":"2006","unstructured":"Scarpa, A., Ward, D., Dubois, J., van Marwijk, L., Gausepohl, S., Campos, R., Sim, K.Y., Cacciato, A., Kho, R., Bolt, M.: Negative-bias temperature instability cure by process optimization. IEEE Tran. on Electron. Devices\u00a053(6), 1331\u20131339 (2006)","journal-title":"IEEE Tran. on Electron. Devices"},{"key":"16_CR4","doi-asserted-by":"crossref","unstructured":"Basu, S., Vemuri, R.: Process Variation and NBTI Tolerant Standard Cells to Improve Parametric Yield and Lifetime of ICs. In: Proc. of the IEEE ISVLSI 2007, pp. 291\u2013298 (2007)","DOI":"10.1109\/ISVLSI.2007.85"},{"key":"16_CR5","doi-asserted-by":"crossref","unstructured":"Yang, X., Saluja, K.: Combating NBTI Degradation via Gate Sizing. In: Proc. of the 8th Inte.l Symp. on Quality Electronic Design (ISQED 2007), pp. 47\u201352. IEEE Computer Soc. (2007)","DOI":"10.1109\/ISQED.2007.48"},{"key":"16_CR6","doi-asserted-by":"crossref","unstructured":"Calimera, A., Macii, E., Poncino, M.: NBTI-Aware Clustered Power Gating. ACM Trans. Des. Autom. Electron. Syst.\u00a016(1), Article 3 (2010)","DOI":"10.1145\/1870109.1870112"},{"key":"16_CR7","doi-asserted-by":"crossref","unstructured":"Qi, Z., Stan, M.R.: NBTI resilient circuits using adaptive body biasing. In: Proc. of the 18th ACM Great Lakes Symposium on VLSI (GLSVLSI 2008), pp. 285\u2013290 (2008)","DOI":"10.1145\/1366110.1366179"},{"key":"16_CR8","doi-asserted-by":"crossref","unstructured":"Basoglu, M., Orshansky, M., Erez, M.: NBTI-aware DVFS: a new approach to saving energy and increasing processor lifetime. In: Proc. of the ISLPED 2010, pp. 253\u2013258 (2010)","DOI":"10.1145\/1840845.1840898"},{"key":"16_CR9","doi-asserted-by":"crossref","unstructured":"Dadgour, H., Banerjee, K.: Aging-resilient design of pipelined architectures using novel detection and correction circuits. In: Proceedings of the DATE 2010, pp. 244\u2013249 (2010)","DOI":"10.1109\/DATE.2010.5457203"},{"key":"16_CR10","doi-asserted-by":"crossref","unstructured":"Abella, J., Vera, X., Gonzalez, A.: Penelope: The NBTI-Aware Processor. In: Proceedings of the 40th Annual IEEE\/ACM MICRO 40, pp. 85\u201396. IEEE Computer Society (2007)","DOI":"10.1109\/MICRO.2007.11"},{"key":"16_CR11","doi-asserted-by":"crossref","unstructured":"Chan, T., Sartori, J., Gupta, P., Kumar, R.: On the efficacy of NBTI mitigation techniques. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1\u20136 (2011)","DOI":"10.1109\/DATE.2011.5763151"},{"key":"16_CR12","doi-asserted-by":"crossref","unstructured":"Denais, M., Parthasarathy, C., Ribes, G., Rey-Tauriac, Y., Revil, N., Bravaix, A., Huard, V., Perrier, F.: On-the-fly characterization of NBTI in ultra-thin gate oxide PMOSFET\u2019s. In: IEEE International Electron Devices Meeting. IEDM Technical Digest, pp. 109\u2013112 (2004)","DOI":"10.1109\/IEDM.2004.1419080"},{"key":"16_CR13","doi-asserted-by":"crossref","unstructured":"Dadgour, H.F., Banerjee, K.: A built-in aging detection and compensation technique for improving reliability of nanoscale CMOS designs. In: 2010 IEEE IRPS, pp. 822\u2013825 (2010)","DOI":"10.1109\/IRPS.2010.5488727"},{"issue":"4","key":"16_CR14","first-page":"817","volume":"45","author":"J. Keane","year":"2010","unstructured":"Keane, J., Wang, X., Persaud, D., Kim, C.H.: An All-In-One Silicon Odometer for Separately Monitoring HCI, BTI, and TDDB. IEEE JSSC\u00a045(4), 817\u2013829 (2010)","journal-title":"IEEE JSSC"},{"key":"16_CR15","doi-asserted-by":"crossref","unstructured":"Keane, J., Kim, T.-H., Kim, C.H.: An on-chip NBTI sensor for measuring PMOS threshold voltage degradation. In: Proc. of the ISLPED 2007, pp. 189\u2013194 (2007)","DOI":"10.1145\/1283780.1283821"},{"key":"16_CR16","doi-asserted-by":"crossref","unstructured":"Singh, P., Karl, E., Sylvester, D., Blaauw, D.: Dynamic NBTI management using a 45nm multi-degradation sensor. In: 2010 IEEE CICC, pp. 1\u20134 (2010)","DOI":"10.1109\/CICC.2010.5617412"},{"key":"16_CR17","doi-asserted-by":"crossref","unstructured":"Karl, E., Singh, P., Blaauw, D., Sylvester, D.: Compact In-Situ Sensors for Monitoring Negative-Bias-Temperature-Instability Effect and Oxide Degradation. In: IEEE International Solid-State Circuits Conference, ISSCC 2008, pp. 410\u2013623 (2008)","DOI":"10.1109\/ISSCC.2008.4523231"},{"issue":"10","key":"16_CR18","doi-asserted-by":"publisher","first-page":"798","DOI":"10.1109\/TCSII.2010.2067810","volume":"57","author":"K.K. Kim","year":"2010","unstructured":"Kim, K.K., Wang, W., Choi, K.: On-Chip Aging Sensor Circuits for Reliable Nanometer MOSFET Digital Circuits. IEEE Transactions on Circuits and Systems II: Express Briefs\u00a057(10), 798\u2013802 (2010)","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"issue":"2","key":"16_CR19","doi-asserted-by":"publisher","first-page":"270","DOI":"10.1109\/TVLSI.2008.2010399","volume":"18","author":"K. Kang","year":"2010","unstructured":"Kang, K., Park, S.P., Kim, K., Roy, K.: On-Chip Variability Sensor Using Phase-Locked Loop for Detecting and Correcting Parametric Timing Failures. IEEE Trans. on Very Large Scale Integration (VLSI) Systems\u00a018(2), 270\u2013280 (2010)","journal-title":"IEEE Trans. on Very Large Scale Integration (VLSI) Systems"},{"key":"16_CR20","doi-asserted-by":"crossref","unstructured":"Kim, J.-J., Linder, B.P., Rao, R.M., Kim, T.-H., Lu, P.-F., Jenkins, K.A., Kim, C.H., Bansal, A., Mukhopadhyay, S., Chuang, C.-T.: Reliability monitoring ring oscillator structures for isolated\/combined NBTI and PBTI measurement in high-k metal gate technologies. In: IEEE International Reliability Physics Symposium (IRPS), pp. 2B.4.1\u20132B.4.4 (2011)","DOI":"10.1109\/IRPS.2011.5784450"},{"key":"16_CR21","doi-asserted-by":"crossref","unstructured":"Qi, Z., Wang, J., Cabe, A., Wooters, S., Blalock, T., Calhoun, B., Stan, M.: SRAM-based NBTI\/PBTI sensor system design. In: 47th ACM\/IEEE Design Automation Conference (DAC), pp. 849\u2013852 (2010)","DOI":"10.1145\/1837274.1837486"},{"key":"16_CR22","unstructured":"Weste, N., Harris, D.: CMOS VLSI Design: A Circuits and Systems Perspective, 4th edn. Addison-Wesley Publishing Company (2010)"},{"key":"16_CR23","doi-asserted-by":"crossref","unstructured":"Henzler, S.: Time-To-Digital Converters, 1st edn. Springer Publishing Company, Incorporated (2010)","DOI":"10.1007\/978-90-481-8628-0_1"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-36157-9_16.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,29]],"date-time":"2025-04-29T15:33:33Z","timestamp":1745940813000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-36157-9_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642361562","9783642361579"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-36157-9_16","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}