{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T13:52:34Z","timestamp":1725889954549},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642361562"},{"type":"electronic","value":"9783642361579"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-36157-9_2","type":"book-chapter","created":{"date-parts":[[2013,1,2]],"date-time":"2013-01-02T06:22:00Z","timestamp":1357107720000},"page":"11-20","source":"Crossref","is-referenced-by-count":0,"title":["Modelling and Analysis of Manufacturing Variability Effects from Process to Architectural Level"],"prefix":"10.1007","author":[{"given":"Chenxi","family":"Ni","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ziyad","family":"Al Tarawneh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gordon","family":"Russell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Bystrov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"2_CR1","unstructured":"Kang, S., Leblebici, Y.: CMOS Digital Integrated Circuits, 2nd edn. Mc-Graw Hill (1999)"},{"key":"2_CR2","unstructured":"Montgomery, Design and Analysis of Experiments, 5th edn. John Wiley and Sons (2001)"},{"key":"2_CR3","doi-asserted-by":"crossref","unstructured":"Okada, K., Yamaoka, K., Onodera, H.: A Statistical Gate-Delay Model Considering Intra-Gate Variability. In: ICCAD, pp. 908\u2013913 (2003)","DOI":"10.1145\/1119772.1119779"},{"key":"2_CR4","doi-asserted-by":"crossref","unstructured":"Visweswariah, C., Ravindran, K., Kalafala, K., Walker, S.G., Narayan, S.: First-order incremental clock-based statistical timing analysis. In: DAC 2004, pp. 2170\u20132180 (2004)","DOI":"10.1109\/TCAD.2005.862751"},{"key":"2_CR5","doi-asserted-by":"crossref","unstructured":"Zhan, Y., Strojwas, A., Li, X., Pileggi, L., Newmark, D., Sharma, M.: Correlation aware statistical timing analysis with non-Gaussian delay distribution. In: DAC 2005 (2005)","DOI":"10.1109\/DAC.2005.193777"},{"key":"2_CR6","doi-asserted-by":"crossref","unstructured":"Bhardwaj, S., Ghanta, P., Vrudhula, S.: A framework for statistical timing analysis using non-linear delay and slew models. In: ICCAD 2006, pp. 225\u2013230 (2006)","DOI":"10.1109\/ICCAD.2006.320140"},{"key":"2_CR7","doi-asserted-by":"crossref","unstructured":"Singhee, A., Singhal, S., Rutenbar, R.A.: Practical, Fast Monte Carlo Statistical Static Timing Analysis: Why and How. In: ICCAD 2008, pp. 190\u2013195 (2008)","DOI":"10.1109\/ICCAD.2008.4681573"},{"key":"2_CR8","first-page":"84","volume-title":"International Symposium on Low Power Eletronics and Design","author":"R. Rao","year":"2003","unstructured":"Rao, R., Srivastava, A., Blaauw, D., Sylvester, D.: Statistical Estimation of Leakage Current Considering Inter- and Intra-die Process Variation. In: International Symposium on Low Power Eletronics and Design, pp. 84\u201389. ACM, New York (2003)"},{"issue":"2","key":"2_CR9","doi-asserted-by":"publisher","first-page":"272","DOI":"10.1109\/TCAD.2007.907227","volume":"27","author":"A. Srivastava","year":"2008","unstructured":"Srivastava, A., Kaviraj, C., Shah, S., Sylvester, D., Blaauw, D.: A Novel Approach to Perform Gate-Level Yield Analysis and Optimization Considering Correlated Variations in Power and Performance. IEEE Trans. Computer-Aided Design\u00a027(2), 272\u2013285 (2008)","journal-title":"IEEE Trans. Computer-Aided Design"},{"key":"2_CR10","doi-asserted-by":"crossref","unstructured":"Chang, H.: Full-chip analysis of leakage power under process variations, including spatial correations. In: Proc. ACM\/IEEE DAC 2005, pp. 523\u2013528 (2005)","DOI":"10.1145\/1065579.1065716"},{"issue":"6","key":"2_CR11","doi-asserted-by":"publisher","first-page":"720","DOI":"10.1145\/63526.63532","volume":"32","author":"E. Ivan","year":"1989","unstructured":"Ivan, E.: Sutherland \u201cMicropipelines\u201d. Communications of ACM\u00a032(6), 720\u2013738 (1989)","journal-title":"Communications of ACM"},{"key":"2_CR12","doi-asserted-by":"crossref","unstructured":"Dierickx, B., Miranda, M., et al.: Propagating Variability from Technology to Architectural level. In: Workshop on IWPSD 2007, pp. 74\u201379 (2007)","DOI":"10.1109\/IWPSD.2007.4472457"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-36157-9_2.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,4]],"date-time":"2021-05-04T13:35:49Z","timestamp":1620135349000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-36157-9_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642361562","9783642361579"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-36157-9_2","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}