{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,17]],"date-time":"2025-10-17T19:46:49Z","timestamp":1760730409620},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642361562"},{"type":"electronic","value":"9783642361579"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-36157-9_20","type":"book-chapter","created":{"date-parts":[[2013,1,2]],"date-time":"2013-01-02T01:22:00Z","timestamp":1357089720000},"page":"194-204","source":"Crossref","is-referenced-by-count":1,"title":["Low-Power Delay Sensors on FPGAs"],"prefix":"10.1007","author":[{"given":"Panagiotis","family":"Sakellariou","sequence":"first","affiliation":[]},{"given":"Vassilis","family":"Paliouras","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"9","key":"20_CR1","doi-asserted-by":"publisher","first-page":"2017","DOI":"10.1109\/TCSI.2011.2163893","volume":"58","author":"K. Bowman","year":"2011","unstructured":"Bowman, K., Tokunaga, C., Tschanz, J., Raychowdhury, A., Khellah, M., Geuskens, B., Lu, S., Aseron, P., Karnik, T., De, V.: All-digital circuit-level dynamic variation monitor for silicon debug and adaptive clock control. IEEE Transactions on Circuits and Systems - Part I: Regular Papers\u00a058(9), 2017\u20132025 (2011)","journal-title":"IEEE Transactions on Circuits and Systems - Part I: Regular Papers"},{"unstructured":"Rabaey, J.M., Chandrakasan, A., Nikolic, B.: Digital Integrated Circuits, 2nd edn. Prentice Hall (January 2003)","key":"20_CR2"},{"unstructured":"Wu, L., Walker, D.: A fast algorithm for critical path tracing in VLSI digital circuits. In: 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, DFT 2005, pp. 178\u2013186 (October 2005)","key":"20_CR3"},{"issue":"11","key":"20_CR4","doi-asserted-by":"publisher","first-page":"1818","DOI":"10.1109\/TCAD.2010.2056411","volume":"29","author":"G. Lucas","year":"2010","unstructured":"Lucas, G., Dong, C., Chen, D.: Variation-Aware placement with Multi-Cycle statistical timing analysis for FPGAs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a029(11), 1818\u20131822 (2010)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"doi-asserted-by":"crossref","unstructured":"Zhang, Y., Srivastava, A.: Accurate temperature estimation using noisy thermal sensors. In: 46th ACM\/IEEE Design Automation Conference, DAC 2009, pp. 472\u2013477 (July 2009)","key":"20_CR5","DOI":"10.1145\/1629911.1630036"},{"unstructured":"Franco, J., Boemo, E., Castillo, E., Parrilla, L.: Ring oscillators as thermal sensors in FPGAs: experiments in low voltage. In: Programmable Logic Conference (SPL), 2010 VI Southern, pp. 133\u2013137 (March 2010)","key":"20_CR6"},{"unstructured":"Parhi, K.K.: VLSI Digital Signal Processing Systems: Design and Implementation, 1st edn. Wiley-Interscience (January 1999)","key":"20_CR7"},{"doi-asserted-by":"crossref","unstructured":"Datta, B., Burleson, W.: Low-power and robust on-chip thermal sensing using differential ring oscillators. In: 50th Midwest Symposium on Circuits and Systems, MWSCAS 2007, pp. 29\u201332 (August 2007)","key":"20_CR8","DOI":"10.1109\/MWSCAS.2007.4488534"},{"doi-asserted-by":"crossref","unstructured":"Balankutty, A., Chih, T., Chen, C., Kinget, P.: Mismatch characterization of ring oscillators. In: Custom Integrated Circuits Conference, CICC 2007, pp. 515\u2013518. IEEE (September 2007)","key":"20_CR9","DOI":"10.1109\/CICC.2007.4405784"},{"unstructured":"Xilinx: DS202: Virtex-5 data sheet: DC and switching characteristics (October 2006)","key":"20_CR10"},{"key":"20_CR11","doi-asserted-by":"publisher","first-page":"147","DOI":"10.1145\/1785481.1785517","volume-title":"Proceedings of the 20th Symposium on Great Lakes Symposium on VLSI, GLSVLSI 2010","author":"K. Agarwal","year":"2010","unstructured":"Agarwal, K.: On-die sensors for measuring process and environmental variations in integrated circuits. In: Proceedings of the 20th Symposium on Great Lakes Symposium on VLSI, GLSVLSI 2010, pp. 147\u2013150. ACM, New York (2010)"},{"unstructured":"Xilinx: UG190: Virtex-5 user guide (July 2006)","key":"20_CR12"},{"key":"20_CR13","doi-asserted-by":"publisher","first-page":"239","DOI":"10.1145\/1723112.1723153","volume-title":"Proceedings of the 18th Annual ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA 2010","author":"K.M. Zick","year":"2010","unstructured":"Zick, K.M., Hayes, J.P.: On-line sensing for healthier FPGA systems. In: Proceedings of the 18th Annual ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA 2010, pp. 239\u2013248. ACM, New York (2010)"},{"unstructured":"Orshansky, M., Nassif, S., Boning, D.: Design for Manufacturability and Statistical Design: A Constructive Approach, 1st edn. Springer Publishing Company, Incorporated (2010)","key":"20_CR14"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-36157-9_20.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,4]],"date-time":"2021-05-04T09:35:50Z","timestamp":1620120950000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-36157-9_20"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642361562","9783642361579"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-36157-9_20","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}