{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T16:58:02Z","timestamp":1775667482746,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783642361562","type":"print"},{"value":"9783642361579","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-36157-9_21","type":"book-chapter","created":{"date-parts":[[2013,1,2]],"date-time":"2013-01-02T06:22:00Z","timestamp":1357107720000},"page":"205-214","source":"Crossref","is-referenced-by-count":2,"title":["Observability Conditions and Automatic Operand-Isolation in High-Throughput Asynchronous Pipelines"],"prefix":"10.1007","author":[{"given":"Arash","family":"Saifhashemi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter A.","family":"Beerel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"21_CR1","doi-asserted-by":"crossref","unstructured":"Beerel, P.A., Ozdag, R., Ferretti, M.: A Designer\u2019s Guide to Asynchronous VLSI. Cambridge University Press (2010)","DOI":"10.1017\/CBO9780511674730"},{"key":"21_CR2","doi-asserted-by":"crossref","unstructured":"Wong, C.G., Martin, A.J.: High-level synthesis of asynchronous systems by data-driven decomposition. In: DAC 2003, pp. 508\u2013513 (2003)","DOI":"10.1145\/775832.775962"},{"key":"21_CR3","unstructured":"Manohar, R.: Systems and methods for performing automated conversion of representations of synchronous circuit designs to and from representations of asynchronous circuit designs. Patent 2007\/0 256 038 A1 (2007)"},{"key":"21_CR4","unstructured":"Smirnov, A., Taubin, A.: Synthesizing Asynchronous Micropipelines with Design Compiler. In: SNUG Boston 2006 (2006)"},{"issue":"5","key":"21_CR5","doi-asserted-by":"publisher","first-page":"36","DOI":"10.1109\/MDT.2011.114","volume":"28","author":"P.A. Beerel","year":"2011","unstructured":"Beerel, P.A., Dimou, G., Lines, A.: Proteus: An ASIC Flow for GHz Asynchronous Designs. IEEE D.&T. of Computers\u00a028(5), 36\u201351 (2011)","journal-title":"IEEE D.&T. of Computers"},{"key":"21_CR6","doi-asserted-by":"crossref","unstructured":"Correale Jr., A.: Overview of the power minimization techniques employed in the IBM PowerPC 4xx embedded controllers. In: International Symposium on Low Power Design, pp. 75\u201380 (1995)","DOI":"10.1145\/224081.224095"},{"issue":"6","key":"21_CR7","doi-asserted-by":"publisher","first-page":"723","DOI":"10.1109\/43.3211","volume":"7","author":"K.A. Bartlett","year":"1988","unstructured":"Bartlett, K.A., Brayton, R.K., Hachtel, G.D., Jacoby, R.M., Morrison, C.R., Rudell, R.L., Sangiovanni-Vincentelli, A., Wang, A.: Multi-level logic minimization using implicit don\u2019t cares. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a07(6), 723\u2013740 (1988)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"21_CR8","doi-asserted-by":"crossref","unstructured":"Hoare, C.: Communicating Sequential Processes. Prentice Hall (1985)","DOI":"10.1007\/978-3-642-82921-5_4"},{"key":"21_CR9","doi-asserted-by":"crossref","unstructured":"Saifhashemi, A., Beerel, P.A.: SystemVerilogCSP: Modeling Digital Asynchronous Circuits Using SystemVerilog Interfaces. In: CPA-2011: WoTUG-33, pp. 287\u2013302. IOS Press (2011)","DOI":"10.3233\/978-1-60750-774-1-287"},{"key":"21_CR10","unstructured":"Lines, A.M.: Pipelined asynchronous circuits. California Institute of Technology. Tech. Rep, (revised 1995)"},{"key":"21_CR11","doi-asserted-by":"crossref","unstructured":"Beerel, P.A., Lines, A., Davies, M., Kim, N.H.: Slack matching asynchronous designs. In: ASYNC 2006, pp. 184\u2013194 (2006)","DOI":"10.1109\/ASYNC.2006.26"},{"key":"21_CR12","unstructured":"IEEE Standard for SystemVerilog - Unified Hardware Design, Specification, and Verification Language, Std. (2009)"},{"issue":"10","key":"21_CR13","doi-asserted-by":"publisher","first-page":"889","DOI":"10.1109\/TC.1980.1675472","volume":"29","author":"A.S. Wojcik","year":"1980","unstructured":"Wojcik, A.S., Fang, K.-Y.: On the Design of Three-Valued Asynchronous Modules. IEEE Trans. Comput.\u00a029(10), 889\u2013898 (1980)","journal-title":"IEEE Trans. Comput."},{"key":"21_CR14","doi-asserted-by":"crossref","unstructured":"Brayton, R.K., Khatri, S.P.: Multi-valued logic synthesis. In: Proceedingsof the Twelfth International Conference on VLSI Design 1999, pp. 196\u2013205 (1999)","DOI":"10.1109\/ICVD.1999.745148"},{"key":"21_CR15","unstructured":"Yunjian, J., Brayton, R.K.: Don\u2019t cares and multi-valued logic network minimization. In: ICCAD 2000, pp. 520\u2013525 (2000)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-36157-9_21.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,29]],"date-time":"2025-04-29T15:33:32Z","timestamp":1745940812000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-36157-9_21"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642361562","9783642361579"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-36157-9_21","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013]]}}}