{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T13:52:39Z","timestamp":1725889959684},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642361562"},{"type":"electronic","value":"9783642361579"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-36157-9_25","type":"book-chapter","created":{"date-parts":[[2013,1,2]],"date-time":"2013-01-02T06:22:00Z","timestamp":1357107720000},"page":"245-255","source":"Crossref","is-referenced-by-count":0,"title":["dRail: A Novel Physical Layout Methodology for Power Gated Circuits"],"prefix":"10.1007","author":[{"given":"Jatin N.","family":"Mistry","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John","family":"Biggs","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James","family":"Myers","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bashir M.","family":"Al-Hashimi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Flynn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"25_CR1","doi-asserted-by":"publisher","first-page":"68","DOI":"10.1109\/MM.2006.39","volume":"26","author":"A. Agarwal","year":"2006","unstructured":"Agarwal, A., Mukhopadhyay, S., Raychowdhury, A., Roy, K., Kim, C.H.: Leakage Power Analysis and Reduction for Nanoscale Circuits. IEEE Micro.\u00a026, 68\u201380 (2006)","journal-title":"IEEE Micro."},{"key":"25_CR2","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1109\/92.748196","volume":"7","author":"L. Wei","year":"1999","unstructured":"Wei, L., Chen, Z., Roy, K., Johnson, M.C., Ye, Y., De, V.K.: Design and Optimization of Dual Threshold Circuits for Low-Voltage Low Power Applications. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a07, 16\u201324 (1999)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"25_CR3","doi-asserted-by":"publisher","first-page":"1838","DOI":"10.1109\/JSSC.2003.818291","volume":"38","author":"J.W. Tschanz","year":"2000","unstructured":"Tschanz, J.W., Narendra, S.G., Ye, Y., Bloechel, B.A., Borkar, S., De, V.: Dynamic Sleep Transistor and Body Bias for Active Leakage Power Control of Microprocessors. IEEE Journal of Solid-State Circuits\u00a038, 1838\u20131845 (2000)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"25_CR4","doi-asserted-by":"publisher","first-page":"847","DOI":"10.1109\/4.400426","volume":"30","author":"S. Mutoh","year":"1995","unstructured":"Mutoh, S., Douseki, T., Matsuya, Y., Aoko, T., Shigematsu, S., Yamada, J.: 1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS. IEEE Journal of Solid-State Circuits\u00a030, 847\u2013854 (1995)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"25_CR5","unstructured":"Keating, M., Flynn, D., Aitken, R., Gibbons, A., Shi, K.: Low Power Methodology Manual. Springer (2007)"},{"key":"25_CR6","unstructured":"Weste, N.H., Harris, D.M.: CMOS VLSI Design: A Circuits and Systems Perspective, 4th edn. Addison-Wesley (2011)"},{"key":"25_CR7","doi-asserted-by":"publisher","first-page":"469","DOI":"10.1109\/TVLSI.2009.2035448","volume":"19","author":"A. Sathanur","year":"2011","unstructured":"Sathanur, A., Benini, L., Macii, A., Macii, E., Poncino, M.: Row-Based Power-Gating: A Novel Sleep Transistor Insertion Methodology for Leakage Power Optimization in Nanometer CMOS Circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a019, 469\u2013482 (2011)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"25_CR8","doi-asserted-by":"publisher","first-page":"327","DOI":"10.1109\/TCAD.2009.2012532","volume":"28","author":"Y. Shin","year":"2009","unstructured":"Shin, Y., Paik, S., Kim, H.: Semicustom Design of Zigzag Power-Gated Circuits in Standard Cell Elements. IEEE Transactions On Computer-Aided Design of Integrated Circuits and Systems\u00a028, 327\u2013339 (2009)","journal-title":"IEEE Transactions On Computer-Aided Design of Integrated Circuits and Systems"},{"key":"25_CR9","doi-asserted-by":"publisher","first-page":"983","DOI":"10.1109\/92.974912","volume":"9","author":"C. Yeh","year":"2001","unstructured":"Yeh, C., Kang, Y.: Cell-Based Layout Techniques Supporting Gate-Level Voltage Scaling for Low Power. IEEE Transactions On Very Large Scale Integration (VLSI) Systems\u00a09, 983\u2013986 (2001)","journal-title":"IEEE Transactions On Very Large Scale Integration (VLSI) Systems"},{"key":"25_CR10","unstructured":"IEEE1801 Standard, \n                  \n                    http:\/\/standards.ieee.org\/findstds\/standard\/1801-2009.html"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-36157-9_25.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,4]],"date-time":"2021-05-04T13:35:52Z","timestamp":1620135352000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-36157-9_25"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642361562","9783642361579"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-36157-9_25","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}