{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T04:18:28Z","timestamp":1745986708200,"version":"3.40.4"},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642361562"},{"type":"electronic","value":"9783642361579"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-36157-9_8","type":"book-chapter","created":{"date-parts":[[2013,1,2]],"date-time":"2013-01-02T06:22:00Z","timestamp":1357107720000},"page":"72-82","source":"Crossref","is-referenced-by-count":3,"title":["Noise Margin Based Library Optimization Considering Variability in Sub-threshold"],"prefix":"10.1007","author":[{"given":"Tobias","family":"Gemmeke","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maryam","family":"Ashouei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tobias G.","family":"Noll","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"8_CR1","volume-title":"Sub-Threshold Design for Ultra Low-Power Systems","author":"A. Wang","year":"2006","unstructured":"Wang, A., Calhoun, B.H., Chandrakasan, A.P.: Sub-Threshold Design for Ultra Low-Power Systems. Springer, New York (2006)"},{"key":"8_CR2","doi-asserted-by":"crossref","unstructured":"Wang, A., Chandrakasan, A.P.: A 180mV FFT Processor Using Subthreshold Circuit Techniques. In: ISSCC, pp. 292\u2013293 (February 2004)","DOI":"10.1109\/ISSCC.2004.1332709"},{"key":"8_CR3","doi-asserted-by":"crossref","unstructured":"Kwong, J., et al.: A 65nm Sub-Vt Microcontroller with Integrated SRAM and Switched-Capacitor DC-DC Converter. In: ISSCC, pp. 318\u2013319 (February 2008)","DOI":"10.1109\/ISSCC.2008.4523185"},{"key":"8_CR4","doi-asserted-by":"crossref","unstructured":"Chen, G.K., et al.: Millimeter-scale nearly perpetual sensor system with stacked battery and solar cells. In: ISSCC, pp. 288\u2013289 (February 2010)","DOI":"10.1117\/2.1201004.002903"},{"key":"8_CR5","doi-asserted-by":"crossref","unstructured":"Jain, S., et al.: A 280mV-to-1.2V Wide-Operating-Range IA-32 Processor in 32nm CMOS. In: IEEE International Solid-State Circuits Conference (ISSCC), pp. 123\u2013125 (February 2012)","DOI":"10.1109\/ISSCC.2012.6176932"},{"key":"8_CR6","doi-asserted-by":"crossref","unstructured":"Seok, M., et al.: A 0.27V 30MHz 17.7nJ\/transform 1024-pt complex FFT core with super-pipelining. In: ISSCC, pp. 342\u2013344 (February 2011)","DOI":"10.1109\/ISSCC.2011.5746346"},{"key":"8_CR7","doi-asserted-by":"crossref","unstructured":"Kwong, J., Chandrakasan, A.P.: Variation-Driven Device Sizing for Minimum Energy Sub-threshold Circuits. In: ISLPED, pp. 8\u201313 (October 2006)","DOI":"10.1145\/1165573.1165578"},{"key":"8_CR8","doi-asserted-by":"crossref","unstructured":"Keane, J., et al.: Subthreshold Logical Effort: A Systematic Framework for Optimal Subthreshold Device Sizing. In: DAC, pp. 425\u2013428 (June 2006)","DOI":"10.1145\/1146909.1147022"},{"key":"8_CR9","doi-asserted-by":"crossref","unstructured":"Kim, T.H., Eom, H., Keane, J., Kim, C.: Utilizing Reverse Short Channel Effect for Optimal Subthreshold Circuit Design. In: ISLPED, pp. 127\u2013130 (October 2006)","DOI":"10.1145\/1165573.1165603"},{"key":"8_CR10","doi-asserted-by":"crossref","unstructured":"Liu, B., Ashouei, M., Huisken, J., Pineda de Gyvez, J.: Standard cell sizing for subthreshold operation. In: DAC, pp. 962\u2013967 (2012)","DOI":"10.1109\/SubVT.2012.6404313"},{"key":"8_CR11","doi-asserted-by":"crossref","unstructured":"Soeleman, H., Roy, K.: Robust Sub-Threshold Logic for Ultra-Low Power Operation. In: ISLPED, pp. 94\u201396 (August 1999)","DOI":"10.1145\/313817.313874"},{"key":"8_CR12","doi-asserted-by":"crossref","unstructured":"Lotze, N., et al.: A 62mV 0.13m CMOS standard-cell-based design technique using Schmitt-trigger logic. In: ISSCC, pp. 340\u2013342 (February 2011)","DOI":"10.1109\/ISSCC.2011.5746345"},{"issue":"7","key":"8_CR13","first-page":"1597","volume":"57","author":"M. Alioto","year":"2010","unstructured":"Alioto, M.: Understanding DC Behavior of Subthreshold CMOS Logic Through Closed-Form Analysis. TCAS I\u00a057(7), 1597\u20131607 (2010)","journal-title":"TCAS I"},{"key":"8_CR14","doi-asserted-by":"crossref","unstructured":"Fuketa, H., et al.: A closed-form expression for estimating minimum operating voltage (VDDmin) of CMOS logic gates. In: DAC, pp. 984\u2013989 (June 2011)","DOI":"10.1145\/2024724.2024942"},{"key":"8_CR15","doi-asserted-by":"crossref","unstructured":"Pelgrom, M., Duinmaijer, A.: Matching properties of MOS transistors. In: ESSCIRC, pp. 327\u2013330 (September 1988)","DOI":"10.1109\/ESSCIRC.1988.5468276"},{"key":"8_CR16","unstructured":"De, V., et al.: Techniques for Leakage Power Reduction. In: Chandrakasan, A., et al. (eds.) Design of High-Perf. Microprocessor Circ., pp. 46\u201362. IEEE Press (2001)"},{"key":"8_CR17","unstructured":"Glasser, L., et al.: Design and Analysis of VLSI Circuits. Addison-Wesley (1985)"},{"issue":"5","key":"8_CR18","first-page":"830","volume":"38","author":"G. Ono","year":"2003","unstructured":"Ono, G., Miyazaki, M.: Threshold-Voltage Balance for Minimum Supply Operation. JSSC\u00a038(5), 830\u2013833 (2003)","journal-title":"JSSC"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-36157-9_8.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,29]],"date-time":"2025-04-29T15:33:33Z","timestamp":1745940813000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-36157-9_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642361562","9783642361579"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-36157-9_8","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}