{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T13:37:24Z","timestamp":1725716244953},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642364235"},{"type":"electronic","value":"9783642364242"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-36424-2_18","type":"book-chapter","created":{"date-parts":[[2013,2,11]],"date-time":"2013-02-11T05:56:45Z","timestamp":1360562205000},"page":"207-219","source":"Crossref","is-referenced-by-count":8,"title":["An Application-Aware Cache Replacement Policy for Last-Level Caches"],"prefix":"10.1007","author":[{"given":"Tripti S.","family":"Warrier","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Anupama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Madhu","family":"Mutyam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"2","key":"18_CR1","doi-asserted-by":"publisher","first-page":"78","DOI":"10.1147\/sj.52.0078","volume":"5","author":"L. Belady","year":"1966","unstructured":"Belady, L.: A study of replacement algorithms for a virtual-storage computer. IBM Systems Journal\u00a05(2), 78\u2013101 (1966)","journal-title":"IBM Systems Journal"},{"key":"18_CR2","doi-asserted-by":"crossref","unstructured":"Keramidas, G., Petoumenos, P., Kaxiras, S.: Cache replacement based on reuse distance prediction. In: International Conference on Computer Design (2007)","DOI":"10.1109\/ICCD.2007.4601909"},{"key":"18_CR3","doi-asserted-by":"crossref","unstructured":"Kharbutli, M., Solihin, Y.: Counter-based cache replacement and bypassing algorithms. IEEE Transactions on Computers\u00a057 (2008)","DOI":"10.1109\/TC.2007.70816"},{"key":"18_CR4","doi-asserted-by":"crossref","unstructured":"Jaleel, A., Hasenplaugh, W., Qureshi, M., Sebot, J., Steely Jr., S.C., Emer, J.: Adaptive insertion policies for managing shared caches. In: ACM International Conference on Parallel Architectures and Compilation Techniques, pp. 208\u2013219 (2008)","DOI":"10.1145\/1454115.1454145"},{"key":"18_CR5","doi-asserted-by":"crossref","unstructured":"Jaleel, A., Theobald, K.B., Steely Jr., S.C., Emer, J.: High performance cache replacement using re-reference interval prediction (RRIP). In: ACM International Symposium on Computer Architecture, pp. 60\u201371 (2010)","DOI":"10.1145\/1816038.1815971"},{"key":"18_CR6","doi-asserted-by":"crossref","unstructured":"Qureshi, M.K., Jaleel, A., Patt, Y.N., Steely Jr., S.C., Emer, J.: Adaptive insertion policies for high-performance caching. In: ACM International Symposium on Computer Architecture, pp. 381\u2013391 (2007)","DOI":"10.1145\/1273440.1250709"},{"key":"18_CR7","first-page":"27","volume":"11","author":"C.J. Wu","year":"2011","unstructured":"Wu, C.J., Martonosi, M.: Adaptive timekeeping replacement: Fine-grained capacity management for shared cmp caches. ACM Transactions on Architecture and Code Optimization\u00a011, 27 (2011)","journal-title":"ACM Transactions on Architecture and Code Optimization"},{"key":"18_CR8","doi-asserted-by":"crossref","unstructured":"Xie, Y., Loh, G.H.: PIPP: Promotion\/insertion pseudo-partitioning of multi-core shared caches. In: ACM International Symposium on Computer Architecture, pp. 174\u2013183 (2009)","DOI":"10.1145\/1555815.1555778"},{"key":"18_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"262","DOI":"10.1007\/978-3-642-11515-8_20","volume-title":"High Performance Embedded Architectures and Compilers","author":"Y. Xie","year":"2010","unstructured":"Xie, Y., Loh, G.H.: Scalable Shared-Cache Management by Containing Thrashing Workloads. In: Patt, Y.N., Foglia, P., Duesterwald, E., Faraboschi, P., Martorell, X. (eds.) HiPEAC 2010. LNCS, vol.\u00a05952, pp. 262\u2013276. Springer, Heidelberg (2010)"},{"key":"18_CR10","unstructured":"SPEC CPU benchmark suite, \n                  \n                    http:\/\/www.spec.org"},{"key":"18_CR11","doi-asserted-by":"crossref","unstructured":"Srikantaiah, S., Kandemir, M.: Irwin: Adaptive set pinning: Managing shared caches in chip multiprocessors. In: International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 135\u2013144 (2008)","DOI":"10.1145\/1353536.1346299"},{"key":"18_CR12","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N. Binkert","year":"2011","unstructured":"Binkert, N., Beckmann, B., Black, G., Reinhardt, S.K., Saidi, A., Basu, A., Hestness, J., Hower, D.R., Krishna, T., Sardashti, S., Sen, R., Sewell, K., Shoaib, M., Vaish, N., Hill, M.D., Wood, D.A.: The GEM5 simulator. ACM SIGARCH Computer Architecture News\u00a039, 1\u20137 (2011)","journal-title":"ACM SIGARCH Computer Architecture News"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems \u2013 ARCS 2013"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-36424-2_18","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,11]],"date-time":"2019-05-11T01:34:52Z","timestamp":1557538492000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-36424-2_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642364235","9783642364242"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-36424-2_18","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}