{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T13:37:36Z","timestamp":1725716256690},"publisher-location":"Berlin, Heidelberg","reference-count":23,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642364235"},{"type":"electronic","value":"9783642364242"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-36424-2_2","type":"book-chapter","created":{"date-parts":[[2013,2,11]],"date-time":"2013-02-11T10:56:45Z","timestamp":1360580205000},"page":"13-24","source":"Crossref","is-referenced-by-count":3,"title":["Power Monitoring for Mixed-Criticality on a Many-Core Platform"],"prefix":"10.1007","author":[{"given":"Boris","family":"Motruk","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jonas","family":"Diemer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rainer","family":"Buchty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mladen","family":"Berekovic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"2_CR1","unstructured":"Functional safety of electrical\/electronic\/programmable electronic safety-related systems. Int. Electrotechnical Commission (2010)"},{"key":"2_CR2","doi-asserted-by":"crossref","unstructured":"Atienza, D., Del Valle, P.G., Paci, G., Poletti, F., Benini, L., De Micheli, G., Mendias, J.M.: A Fast HW\/SW FPGA-Based Thermal Emulation Framework for Multi-Processor System-on-Chip. In: Proc. 43rd Design Automation Conf. ACM (2006)","DOI":"10.1109\/DAC.2006.229307"},{"key":"2_CR3","unstructured":"Bellosa, F.: The Case for Event-Driven Energy Accounting. Tech. rep., University of Erlangen, Department of Computer Science (2001)"},{"key":"2_CR4","doi-asserted-by":"crossref","unstructured":"Bellosa, F.: The Benefits of Event-Driven Energy Accounting in Power-Sensitive Systems. In: Proc. of the 9th ACM SIGOPS European Workshop (2000)","DOI":"10.1145\/566726.566736"},{"key":"2_CR5","doi-asserted-by":"crossref","unstructured":"Bertran, R., Becerra, Y., Carrera, D., Beltran, V., Gonzalez, M., Martorell, X., Torres, J., Ayguade, E.: Accurate Energy Accounting for Shared Virtualized Environments using PMC-based Power Modeling Techniques. In: Int. Conf. on Grid Computing (2010)","DOI":"10.1109\/GRID.2010.5697889"},{"key":"2_CR6","doi-asserted-by":"crossref","unstructured":"Bhattacharjee, A., Contreras, G., Martonosi, M.: Full-System Chip Multiprocessor Power Evaluations Using FPGA-Based Emulation. In: ACM\/IEEE Int. Symp. on Low Power Electronics and Design, ISLPED (2008)","DOI":"10.1145\/1393921.1394010"},{"key":"2_CR7","doi-asserted-by":"crossref","unstructured":"Bhunia, S., Mukhopadhyay, S. (eds.): Low-Power Variation-Tolerant Design in Nanometer Silicon. Springer (2010)","DOI":"10.1007\/978-1-4419-7418-1"},{"key":"2_CR8","doi-asserted-by":"crossref","unstructured":"Cho, Y., Kim, Y., Park, S., Chang, N.: System-Level Power Estimation using an On-Chip Bus Performance Monitoring Unit. In: IEEE\/ACM Int. Conf. on Computer-Aided Design, ICCAD (2008)","DOI":"10.1109\/ICCAD.2008.4681566"},{"key":"2_CR9","unstructured":"Chung, S., Skadron, K.: Using On-Chip Event Counters For High-Resolution, Real-Time Temperature Measurement. In: The Tenth Intersociety Conf. on Thermal and Thermomechanical Phenomena in Electronics Systems. IEEE (2006)"},{"key":"2_CR10","doi-asserted-by":"crossref","unstructured":"Coburn, J., Ravi, S., Raghunathan, A.: Power Emulation: A New Paradigm for Power Estimation. In: Design Automation Conf. Proc. 42nd (2005)","DOI":"10.1145\/1065579.1065764"},{"key":"2_CR11","doi-asserted-by":"crossref","unstructured":"Contreras, G., Martonosi, M.: Power Prediction for Intel XScale Processors Using Performance Monitoring Unit Events. In: Proc. of the Int. Symp. on Low Power Electronics and Design, ISLPED 2005. ACM (2005)","DOI":"10.1145\/1077603.1077657"},{"key":"2_CR12","doi-asserted-by":"crossref","unstructured":"Genser, A., Bachmann, C., Haid, J., Steger, C., Weiss, R.: An Emulation-Based Real-Time Power Profiling Unit for Embedded Software. In: Int. Symp. on Systems, Architectures, Modeling, and Simulation, SAMOS 2009. IEEE (2009)","DOI":"10.1109\/ICSAMOS.2009.5289243"},{"key":"2_CR13","doi-asserted-by":"crossref","unstructured":"Henia, R., Hamann, A., Jersak, M., Racu, R., Richter, K., Ernst, R.: System level performance analysis - the SymTA\/S approach. IEEE Computers and Digital Techniques (2005)","DOI":"10.1049\/ip-cdt:20045088"},{"key":"2_CR14","unstructured":"Hoyme, K., Driscoll, K.: Safebus [for avionics]. IEEE Aerospace and Electronic Systems Magazine (1993)"},{"key":"2_CR15","unstructured":"Intel Labs: The SccKit 1.4.0 User\u2019s Guide (2011)"},{"key":"2_CR16","doi-asserted-by":"crossref","unstructured":"Merkel, A., Bellosa, F.: Balancing Power Consumption in Multiprocessor Systems. In: Proc. of the 1st ACM SIGOPS\/EuroSys Conf. on Computer Systems (2006)","DOI":"10.1145\/1217935.1217974"},{"key":"2_CR17","doi-asserted-by":"crossref","unstructured":"Motruk, B., Diemer, J., Buchty, R., Ernst, R., Berekovic, M.: Idamc: A many-core platform with run-time monitoring for mixed-criticality. In: IEEE 14th International Symposium on High-Assurance Systems Engineering, HASE (2012)","DOI":"10.1109\/HASE.2012.19"},{"key":"2_CR18","doi-asserted-by":"crossref","unstructured":"Peddersen, J., Parameswaran, S.: Low-Impact Processor for Dynamic Runtime Power Management. IEEE Design Test of Computers (2008)","DOI":"10.1109\/MDT.2008.23"},{"key":"2_CR19","doi-asserted-by":"crossref","unstructured":"Rotem, E., Naveh, A., Rajwan, D., Ananthakrishnan, A., Weissmann, E.: Power-management architecture of the Intel microarchitecture code-named Sandy Bridge. IEEE Micro (2012)","DOI":"10.1109\/MM.2012.12"},{"key":"2_CR20","doi-asserted-by":"crossref","unstructured":"Schliecker, S., Ernst, R.: Real-Time Performance Analysis of Multiprocessor Systems with Shared Memory. ACM Trans. Embed. Comput. Syst. (2010)","DOI":"10.1145\/1880050.1880058"},{"key":"2_CR21","doi-asserted-by":"crossref","unstructured":"Skadron, K., Stan, M., Sankaranarayanan, K., Huang, W., Velusamy, S., Tarjan, D.: Temperature-aware microarchitecture: Modeling and implementation. ACM Transactions on Architecture and Code Optimization, TACO (2004)","DOI":"10.1145\/980152.980157"},{"key":"2_CR22","doi-asserted-by":"crossref","unstructured":"Snowdon, D.C., Petters, S.M., Heiser, G.: Accurate On-line Prediction of Processor and Memory Energy Usage Under Voltage Scaling. In: Proc. of the 7th Int. Conf. on Embedded Software (2007)","DOI":"10.1145\/1289927.1289945"},{"key":"2_CR23","doi-asserted-by":"crossref","unstructured":"Weicker, R.: Dhrystone: A Synthetic Systems Programming Benchmark. Communications of the ACM (1984)","DOI":"10.1145\/358274.358283"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems \u2013 ARCS 2013"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-36424-2_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,11]],"date-time":"2019-05-11T05:25:06Z","timestamp":1557552306000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-36424-2_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642364235","9783642364242"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-36424-2_2","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}