{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T04:22:27Z","timestamp":1745986947768,"version":"3.40.4"},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642364235"},{"type":"electronic","value":"9783642364242"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-36424-2_22","type":"book-chapter","created":{"date-parts":[[2013,2,11]],"date-time":"2013-02-11T10:56:45Z","timestamp":1360580205000},"page":"256-267","source":"Crossref","is-referenced-by-count":0,"title":["Shrinking L1 Instruction Caches to Improve Energy\u2013Delay in SMT Embedded Processors"],"prefix":"10.1007","author":[{"given":"Alexandra","family":"Ferrer\u00f3n-Labari","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marta","family":"Ort\u00edn-Ob\u00f3n","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dar\u00edo","family":"Su\u00e1rez-Gracia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jes\u00fas","family":"Alastruey-Bened\u00e9","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V\u00edctor","family":"Vi\u00f1als-Y\u00fafera","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"22_CR1","doi-asserted-by":"crossref","unstructured":"Tullsen, D.M., Eggers, S.J., Levy, H.M.: Simultaneous multithreading: maximizing on-chip parallelism. In: Proc. of the 22 nd Ann. Int. Symp. on Comp. Arch., pp. 392\u2013403 (1995)","DOI":"10.1145\/225830.224449"},{"key":"22_CR2","doi-asserted-by":"crossref","unstructured":"Montanaro, J., Witek, R., Anne, K., Black, A., Cooper, E., Dobberpuhl, D., Donahue, P., Eno, J., Farell, A., Hoeppner, G., Kruckemyer, D., Lee, T., Lin, P., Madden, L., Murray, D., Pearce, M., Santhanam, S., Snyder, K., Stephany, R., Thierauf, S.: A 160 MHz 32 b 0.5 W CMOS RISC microprocessor. In: Proc. of 1996 IEEE Int. Solid-State Circuits Conference Digest of Technical Papers, pp. 214\u2013215, 447 (1996)","DOI":"10.1109\/JSSC.1996.542315"},{"key":"22_CR3","unstructured":"Segars, S.: Low power design techniques for microprocessors. ISSCC Tutorial note (February 2001)"},{"key":"22_CR4","first-page":"1","volume":"26","author":"L. Gwennap","year":"2012","unstructured":"Gwennap, L.: What\u2019s inside the Krait. Microprocessor Report\u00a026, 1\u20139 (2012)","journal-title":"Microprocessor Report"},{"key":"22_CR5","doi-asserted-by":"crossref","unstructured":"Sundararajan, K.T., Jones, T.M., Topham, N.: Smart cache: A self adaptive cache architecture for energy efficiency. In: Proc. of the Int. Conference on Embedded Comp. Systems: Architectures, Modeling, and Simulation, pp. 41\u201350 (July 2011)","DOI":"10.1109\/SAMOS.2011.6045443"},{"key":"22_CR6","doi-asserted-by":"publisher","first-page":"363","DOI":"10.1145\/1067915.1067921","volume":"4","author":"C. Zhang","year":"2005","unstructured":"Zhang, C., Vahid, F., Najjar, W.: A highly configurable cache for low energy embedded systems. ACM Trans. Embed. Comput. Syst.\u00a04, 363\u2013387 (2005)","journal-title":"ACM Trans. Embed. Comput. Syst."},{"key":"22_CR7","doi-asserted-by":"publisher","first-page":"317","DOI":"10.1109\/92.845897","volume":"8","author":"N. Bellas","year":"2000","unstructured":"Bellas, N., Hajj, I., Polychronopoulos, C., Stamoulis, G.: Architectural and compiler techniques for energy reduction in high-performance microprocessors. IEEE Trans. on Very Large Scale Integration Systems\u00a08, 317\u2013326 (2000)","journal-title":"IEEE Trans. on Very Large Scale Integration Systems"},{"key":"22_CR8","doi-asserted-by":"crossref","unstructured":"Kin, J., Gupta, M., Mangione-Smith, W.: The filter cache: an energy efficient memory structure. In: Proc. of the 30th Ann. IEEE\/ACM Int. Symp. on Microarchitecture, pp. 184\u2013193 (1997)","DOI":"10.1109\/MICRO.1997.645809"},{"key":"22_CR9","doi-asserted-by":"publisher","first-page":"1510","DOI":"10.1109\/TVLSI.2011.2158249","volume":"20","author":"D. Su\u00e1rez","year":"2012","unstructured":"Su\u00e1rez, D., Dimitrakopoulos, G., Monreal, T., Katevenis, M.G.H., Vi\u00f1als, V.: LP-NUCA: Networks-in-cache for high- performance low-power embedded processors. IEEE Trans. on Very Large Scale Integration Systems\u00a020, 1510\u20131523 (2012)","journal-title":"IEEE Trans. on Very Large Scale Integration Systems"},{"key":"22_CR10","unstructured":"LSI Corporation: PowerPCTM\u00a0processor (476FP) embedded core product brief (January 2010), http:\/\/www.lsi.com\/DistributionSystem\/AssetDocument\/PPC476FP-PB-v7.pdf"},{"key":"22_CR11","first-page":"1","volume":"24","author":"T.R. Halfhill","year":"2010","unstructured":"Halfhill, T.R.: Netlogic broadens XLP family. Microprocessor Report\u00a024, 1\u201311 (2010)","journal-title":"Microprocessor Report"},{"key":"22_CR12","first-page":"10","volume":"26","author":"J. Byrne","year":"2012","unstructured":"Byrne, J.: Freescale drops quad-core threshold. Microprocessor Report\u00a026, 10\u201312 (2012)","journal-title":"Microprocessor Report"},{"key":"22_CR13","doi-asserted-by":"crossref","unstructured":"Austin, T., Burger, D.: The simplescalar tool set, version 2.0. Technical Report CS-TR-97-1342, University of Wisconsin Madison (1997)","DOI":"10.1145\/268806.268810"},{"key":"22_CR14","doi-asserted-by":"crossref","unstructured":"Muralimanohar, N., Balasubramonian, R., Jouppi, N.: Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0. In: Proc. of the 40th Ann. IEEE\/ACM Int. Symp. on Microarchitecture, pp. 3\u201314 (2007)","DOI":"10.1109\/MICRO.2007.33"},{"key":"22_CR15","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1186736.1186737","volume":"34","author":"J.L. Henning","year":"2006","unstructured":"Henning, J.L.: SPEC CPU2006 benchmark descriptions. SIGARCH Comput. Archit. News\u00a034, 1\u201317 (2006)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"22_CR16","doi-asserted-by":"crossref","unstructured":"Hamerly, G., Perelman, E., Lau, J., Calder, B.: SimPoint 3.0: Faster and more flexible program analysis. Journal of Instruction Level Parallelism (2005)","DOI":"10.1201\/9781420037425.ch7"},{"key":"22_CR17","unstructured":"Su\u00e1rez, D., Monreal, T., Vi\u00f1als, V.: A comparison of cache hierarchies for SMT processors. In: Proc. of the 22nd Jornadas de Paralelismo (2011)"},{"key":"22_CR18","unstructured":"Wackerly, D., Mendenhall, W., Scheaffer, R.L.: Mathematical Statistics with Applications, 7th edn. Brooks\/Cole Cengage Learning (2008)"},{"key":"22_CR19","doi-asserted-by":"crossref","unstructured":"Gabor, R., Weiss, S., Mendelson, A.: Fairness and throughput in switch on event multithreading. In: Proc. of the 39th Ann. IEEE\/ACM Int. Symp. on Microarchitecture, pp. 149\u2013160 (2006)","DOI":"10.1109\/MICRO.2006.25"},{"key":"22_CR20","doi-asserted-by":"crossref","unstructured":"Li, Y., Brooks, D., Hu, Z., Skadron, K., Bose, P.: Understanding the energy efficiency of simultaneous multithreading. In: Proc. of the 2004 Int. Symp. on Low Power Electronics and Design, pp. 44\u201349 (2004)","DOI":"10.1145\/1013235.1013251"},{"key":"22_CR21","doi-asserted-by":"crossref","unstructured":"Yang, C.L., Lee, C.H.: Hotspot cache: joint temporal and spatial locality exploitation for i-cache energy reduction. In: Proc. of the 2004 Int. Symp. on Low Power Electronics and Design, pp. 114\u2013119 (2004)","DOI":"10.1145\/1013235.1013270"},{"key":"22_CR22","doi-asserted-by":"crossref","unstructured":"Albonesi, D.H.: Selective cache ways: on-demand cache resource allocation. In: Proc. of the 32nd Ann. ACM\/IEEE Int. Symp. on Microarchitecture, pp. 248\u2013259 (1999)","DOI":"10.1109\/MICRO.1999.809463"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems \u2013 ARCS 2013"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-36424-2_22","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,29]],"date-time":"2025-04-29T20:34:38Z","timestamp":1745958878000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-36424-2_22"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642364235","9783642364242"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-36424-2_22","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}