{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T13:37:46Z","timestamp":1725716266742},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642364235"},{"type":"electronic","value":"9783642364242"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-36424-2_26","type":"book-chapter","created":{"date-parts":[[2013,2,11]],"date-time":"2013-02-11T10:56:45Z","timestamp":1360580205000},"page":"303-316","source":"Crossref","is-referenced-by-count":16,"title":["Automatic Floorplanning and Interface Synthesis of Island Style Reconfigurable Systems with GoAhead"],"prefix":"10.1007","author":[{"given":"Christian","family":"Beckhoff","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dirk","family":"Koch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jim","family":"Torreson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"26_CR1","unstructured":"Xilinx, Inc., PlanAhead User Guide 2009"},{"key":"26_CR2","doi-asserted-by":"crossref","unstructured":"Beckhoff, C., Koch, D., Torresen, J.: GoAhead: A Partial Reconfiguration Framework. In: Proceedings of the 20th IEEE Symposium Field-Programmable Custom Computing Machines (FCCM 2002) (April 2012)","DOI":"10.1109\/FCCM.2012.17"},{"key":"26_CR3","doi-asserted-by":"crossref","unstructured":"Koch, D., Beckhoff, C., Teich, J.: ReCoBus-Builder\u2013 a Novel Tool and Technique to Build Statically and Dynamically Reconfigurable Systems for FPGAs. In: Proceedings of International Conference on Field-Programmable Logic and Applications (FPL 2008), Heidelberg, Germany, pp. 119\u2013124 (September 2008)","DOI":"10.1109\/FPL.2008.4629918"},{"key":"26_CR4","doi-asserted-by":"crossref","unstructured":"Cancare, F., Santambrogio, M., Sciuto, D.: A Design Flow Tailored for Self Dynamic Reconfigurable Architecture. In: IEEE International Symposium on Parallel and Distributed Processing, IPDPS 2008, pp. 1\u20138 (April 2008)","DOI":"10.1109\/IPDPS.2008.4536526"},{"key":"26_CR5","doi-asserted-by":"crossref","unstructured":"Gohringer, D., Luhmann, J., Becker, J.: Generatercs: A high-level design tool for generating reconfigurable computing systems. In: 2009 17th IFIP International Conference on Very Large Scale Integration (VLSI-SoC), pp. 159\u2013164 (October 2009)","DOI":"10.1109\/VLSISOC.2009.6041347"},{"key":"26_CR6","doi-asserted-by":"crossref","unstructured":"Craven, S.D., Athanas, P.M.: Dynamic Hardware Development. Int. J. Reconfig. Comp.\u00a0(2008) (2008)","DOI":"10.1155\/2008\/901328"},{"key":"26_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"350","DOI":"10.1007\/978-3-642-28365-9_31","volume-title":"Reconfigurable Computing: Architectures, Tools and Applications","author":"R. He","year":"2012","unstructured":"He, R., Liang, G., Ma, Y., Wang, Y., Bian, J.: PDPR: Fine-Grained Placement for Dynamic Partially Reconfigurable FPGAs. In: Choy, O.C.S., Cheung, R.C.C., Athanas, P., Sano, K. (eds.) ARC 2012. LNCS, vol.\u00a07199, pp. 350\u2013356. Springer, Heidelberg (2012)"},{"key":"26_CR8","doi-asserted-by":"crossref","unstructured":"Vipin, K., Fahmy, S.: Architecture-Aware Reconfiguration-Centric Floorplanning for Partial Reconfiguration. Applied Reconfigurable Computing (2012)","DOI":"10.1007\/978-3-642-28365-9_2"},{"issue":"4","key":"26_CR9","doi-asserted-by":"publisher","first-page":"276","DOI":"10.1049\/iet-cdt:20070012","volume":"1","author":"L. Singhal","year":"2007","unstructured":"Singhal, L., Bozorgzadeh, E.: SPECIAL SECTION ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS - Multi-layer floorplanning for reconfigurable designs. Computers Digital Techniques, IET\u00a01(4), 276\u2013294 (2007)","journal-title":"Computers Digital Techniques, IET"},{"issue":"4","key":"26_CR10","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1862648.1862654","volume":"3","author":"A. Montone","year":"2010","unstructured":"Montone, A., Santambrogio, M.D., Sciuto, D., Memik, S.O.: Placement and Floorplanning in Dynamically Reconfigurable FPGAs. ACM Trans. Reconfigurable Technol. Syst.\u00a03(4), 24:1\u201324:34 (2010)","journal-title":"ACM Trans. Reconfigurable Technol. Syst."},{"key":"26_CR11","doi-asserted-by":"publisher","first-page":"269","DOI":"10.1145\/1508128.1508175","volume-title":"Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA 2009","author":"J.M. Carver","year":"2009","unstructured":"Carver, J.M., Pittman, R.N., Forin, A.: Automatic Bus Macro Placement for Partially Reconfigurable FPGA Designs. In: Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA 2009, pp. 269\u2013272. ACM, New York (2009)"},{"key":"26_CR12","unstructured":"Yousuf, S., Gordon-Ross, A.: DAPR: Design Automation for Partially Reconfigurable FPGAs. In: Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA). CSREA Press (June 2010)"},{"key":"26_CR13","doi-asserted-by":"crossref","unstructured":"Fekete, S., Kamphans, T., Schweer, N., Tessars, C., van der Veen, J., Angermeier, J., Koch, D., Teich, J.: No-break Dnamic Defragmentation of Reconfigurable Devices. In: International Conference on Field Programmable Logic and Applications, FPL 2008, Heidelberg, Germany, pp. 113\u2013118 (September 2008)","DOI":"10.1109\/FPL.2008.4629917"},{"key":"26_CR14","doi-asserted-by":"crossref","unstructured":"Koch, D., Beckhoff, C., Torresen, J.: Zero Logic Overhead Integration of Partially Reconfigurable Modules. In: 23rd Symposium on Integrated Circuits and Systems Design (SBCCI), pp. 103\u2013108. ACM (September 2010)","DOI":"10.1145\/1854153.1854181"},{"key":"26_CR15","unstructured":"CosReCos project website, \n                  \n                    http:\/\/www.mn.uio.no\/ifi\/eng-lish\/research\/projects\/cosrecos\/"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems \u2013 ARCS 2013"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-36424-2_26","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,11]],"date-time":"2019-05-11T05:39:40Z","timestamp":1557553180000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-36424-2_26"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642364235","9783642364242"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-36424-2_26","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}