{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T13:37:23Z","timestamp":1725716243682},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642364235"},{"type":"electronic","value":"9783642364242"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-36424-2_29","type":"book-chapter","created":{"date-parts":[[2013,2,11]],"date-time":"2013-02-11T10:56:45Z","timestamp":1360580205000},"page":"341-351","source":"Crossref","is-referenced-by-count":0,"title":["Predictable Two-Level Bus Arbitration for Heterogeneous Task Sets"],"prefix":"10.1007","author":[{"given":"Roman","family":"Bourgade","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christine","family":"Rochange","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pascal","family":"Sainrat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"29_CR1","doi-asserted-by":"crossref","unstructured":"Bourgade, R., Rochange, C., Sainrat, P.: Predictable Bus Arbitration Schemes for Heterogeneous Time-Critical Workloads Running on Multicore Processors. In: Emerging Technologies and Factory Automation (ETFA). IEEE (September 2011)","DOI":"10.1109\/ETFA.2011.6059179"},{"key":"29_CR2","doi-asserted-by":"crossref","unstructured":"Paolieri, M., Qui\u00f1ones, E., Cazorla, F.J., Bernat, G., Valero, M.: Hardware support for wcet analysis of hard real-time multicore systems. In: Proc. 36th Annual International Symposium on Computer Architecture, ISCA 2009, pp. 57\u201368 (2009)","DOI":"10.1145\/1555754.1555764"},{"key":"29_CR3","doi-asserted-by":"crossref","unstructured":"Andrei, A., Eles, P., Peng, Z., Rosen, J.: Predictable implementation of real-time applications on multiprocessor system-on-chip. In: International Conference on VLSI Design, pp. 103\u2013110 (2008)","DOI":"10.1109\/VLSI.2008.33"},{"key":"29_CR4","doi-asserted-by":"crossref","unstructured":"Wandeler, E., Thiele, L.: Optimal tdma time slot and cycle length allocation for hard real-time systems. In: Proceedings of the 2006 Asia and South Pacific Design Automation Conference, pp. 479\u2013484 (2006)","DOI":"10.1145\/1118299.1118417"},{"key":"29_CR5","doi-asserted-by":"crossref","unstructured":"Chattopadhyay, S., Roychoudhury, A., Mitra, T.: Modeling shared cache and bus in multi-cores for timing analysis. In: Proc. 13th Int\u2019l Workshop on Software & Compilers for Embedded Systems, SCOPES 2010, pp. 6:1\u20136:10 (2010)","DOI":"10.1145\/1811212.1811220"},{"key":"29_CR6","doi-asserted-by":"crossref","unstructured":"Bourgade, R., Rochange, C., Sainrat, P.: Predictable bus arbitration schemes for heterogeneous time-critical workloads running on multicore processors. Technical Report 2011-19, IRIT (2011)","DOI":"10.1109\/ETFA.2011.6059179"},{"key":"29_CR7","unstructured":"Jeffay, K., Stanat, D.F.: On non-preemptive scheduling of periodic and sporadic tasks. In: Real-Time Systems Symposium (1991)"},{"key":"29_CR8","unstructured":"Gustafsson, J., Betts, A., Ermedahl, A., Lisper, B.: The M\u00e4lardalen WCET benchmarks \u2013 past, present and future. In: Int\u2019l Workshop on WCET Analysis (2010)"},{"key":"29_CR9","unstructured":"Guthaus, M.R., Ringenberg, J.S., Ernst, D., Austin, T.M., Mudge, T., Brown, R.B.: Mibench: A free, commercially representative embedded benchmark suite. In: Int\u2019l Workshop on Workload Characterization (2001)"},{"key":"29_CR10","doi-asserted-by":"crossref","unstructured":"Ballabriga, C., Cass\u00e9, H., Rochange, C., Sainrat, P.: Otawa: An open toolbox for adaptive wcet analysis. In: IFIP WG 10.2 International Workshop on Software Technologies for Embedded and Ubiquitous Systems (2010)","DOI":"10.1007\/978-3-642-16256-5_6"},{"key":"29_CR11","doi-asserted-by":"crossref","unstructured":"Michiel, M.D., Bonenfant, A., Cass\u00e9, H., Sainrat, P.: Static loop bound analysis of c programs based on flow analysis and abstract interpretation. In: Int\u2019l Conf. on Embedded and Real-Time Computing Systems and Applications (2008)","DOI":"10.1109\/RTCSA.2008.53"},{"key":"29_CR12","doi-asserted-by":"crossref","unstructured":"Li, Y.T.S., Malik, S.: Performance analysis of embedded software using implicit path enumeration. In: ACM\/IEEE Design Automation Conf., pp. 456\u2013461 (June 1995)","DOI":"10.1145\/217474.217570"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems \u2013 ARCS 2013"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-36424-2_29","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,11]],"date-time":"2019-05-11T05:33:04Z","timestamp":1557552784000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-36424-2_29"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642364235","9783642364242"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-36424-2_29","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}