{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T13:37:27Z","timestamp":1725716247222},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642364235"},{"type":"electronic","value":"9783642364242"}],"license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-36424-2_6","type":"book-chapter","created":{"date-parts":[[2013,2,11]],"date-time":"2013-02-11T10:56:45Z","timestamp":1360580205000},"page":"62-73","source":"Crossref","is-referenced-by-count":1,"title":["A Multi-core Memory Organization for 3-D DRAM as Main Memory"],"prefix":"10.1007","author":[{"given":"Jared","family":"Sherman","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krishna","family":"Kavi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brandon","family":"Potter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mike","family":"Ignatowski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"6_CR1","doi-asserted-by":"crossref","unstructured":"Loh, G.H., Hill, M.D.: Efficiently enabling conventional block sizes for very large die-stacked dram caches. Micro, 454\u2013464 (2011)","DOI":"10.1145\/2155620.2155673"},{"issue":"3","key":"6_CR2","doi-asserted-by":"publisher","first-page":"48","DOI":"10.1145\/1816038.1815970","volume":"38","author":"T.W. Barr","year":"2010","unstructured":"Barr, T.W., Cox, A.L., Rixner, S.: Translation caching: skip, don\u2019t walk (the page table). SIGARCH Comput. Archit. News\u00a038(3), 48\u201359 (2010)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"6_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"200","DOI":"10.1007\/978-3-642-28293-5_17","volume-title":"Architecture of Computing Systems \u2013 ARCS 2012","author":"A. Fawibe","year":"2012","unstructured":"Fawibe, A., Sherman, J., Kavi, K., Ignatowski, M., Mayhew, D.: New Memory Organizations for 3D DRAM and PCMs. In: Herkersdorf, A., R\u00f6mer, K., Brinkschulte, U. (eds.) ARCS 2012. LNCS, vol.\u00a07179, pp. 200\u2013211. Springer, Heidelberg (2012)"},{"key":"6_CR4","doi-asserted-by":"publisher","first-page":"338","DOI":"10.1145\/138873.138876","volume":"10","author":"R.E. Kessler","year":"1992","unstructured":"Kessler, R.E., Hill, M.D.: Page placement algorithms for large real-indexed caches. ACM Trans. Comput. Syst.\u00a010, 338\u2013359 (1992)","journal-title":"ACM Trans. Comput. Syst."},{"issue":"2","key":"6_CR5","doi-asserted-by":"publisher","first-page":"50","DOI":"10.1109\/2.982916","volume":"35","author":"P.S. Magnusson","year":"2002","unstructured":"Magnusson, P.S., Christensson, M., Eskilson, J., Forsgren, D., H\u00e5llberg, G., H\u00f6gberg, J., Larsson, F., Moestedt, A., Werner, B.: Simics: A full system simulation platform. Computer\u00a035(2), 50\u201358 (2002)","journal-title":"Computer"},{"key":"6_CR6","doi-asserted-by":"crossref","unstructured":"Loh, G.: 3d-stacked memory architectures for multi-core processors. In: 35th International Symposium on Computer Architecture, ISCA 2008, pp. 453\u2013464 (June 2008)","DOI":"10.1109\/ISCA.2008.15"},{"issue":"1","key":"6_CR7","doi-asserted-by":"publisher","first-page":"90","DOI":"10.1145\/1241601.1241619","volume":"35","author":"D. Gove","year":"2007","unstructured":"Gove, D.: Cpu2006 working set size. SIGARCH Comput. Archit. News\u00a035(1), 90\u201396 (2007)","journal-title":"SIGARCH Comput. Archit. News"},{"issue":"4","key":"6_CR8","doi-asserted-by":"publisher","first-page":"11","DOI":"10.1145\/1773394.1773397","volume":"37","author":"P. Dube","year":"2010","unstructured":"Dube, P., Zhang, L., Daly, D., Bivens, A.: Performance of large low-associativity caches. SIGMETRICS Perform. Eval. Rev.\u00a037(4), 11\u201318 (2010)","journal-title":"SIGMETRICS Perform. Eval. Rev."},{"key":"6_CR9","doi-asserted-by":"publisher","first-page":"40","DOI":"10.1145\/106972.106979","volume-title":"Proceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS-IV","author":"D. Callahan","year":"1991","unstructured":"Callahan, D., Kennedy, K., Porterfield, A.: Software prefetching. In: Proceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS-IV, pp. 40\u201352. ACM, New York (1991)"},{"key":"6_CR10","unstructured":"Porterfield, A.K.: Software methods for improvement of cache performance on supercomputer applications. PhD thesis, Rice University, Houston, TX, USA (1989) AAI9012855"},{"issue":"3","key":"6_CR11","doi-asserted-by":"publisher","first-page":"141","DOI":"10.1145\/2024723.2000081","volume":"39","author":"E. Ebrahimi","year":"2011","unstructured":"Ebrahimi, E., Lee, C.J., Mutlu, O., Patt, Y.N.: Prefetch-aware shared resource management for multi-core systems. SIGARCH Comput. Archit. News\u00a039(3), 141\u2013152 (2011)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"6_CR12","doi-asserted-by":"publisher","first-page":"364","DOI":"10.1145\/325164.325162","volume-title":"Proceedings of the 17th Annual International Symposium on Computer Architecture, ISCA 1990","author":"N.P. Jouppi","year":"1990","unstructured":"Jouppi, N.P.: Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In: Proceedings of the 17th Annual International Symposium on Computer Architecture, ISCA 1990, pp. 364\u2013373. ACM, New York (1990)"},{"issue":"3","key":"6_CR13","doi-asserted-by":"publisher","first-page":"2","DOI":"10.1145\/1555815.1555758","volume":"37","author":"B.C. Lee","year":"2009","unstructured":"Lee, B.C., Ipek, E., Mutlu, O., Burger, D.: Architecting phase change memory as a scalable dram alternative. SIGARCH Comput. Archit. News\u00a037(3), 2\u201313 (2009)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"6_CR14","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1145\/1555754.1555760","volume-title":"Proceedings of the 36th Annual International Symposium on Computer Architecture, ISCA 2009","author":"M.K. Qureshi","year":"2009","unstructured":"Qureshi, M.K., Srinivasan, V., Rivers, J.A.: Scalable high performance main memory system using phase-change memory technology. In: Proceedings of the 36th Annual International Symposium on Computer Architecture, ISCA 2009, pp. 24\u201333. ACM, New York (2009)"},{"key":"6_CR15","doi-asserted-by":"crossref","unstructured":"Cho, S., Lee, H.: Flip-n-write: A simple deterministic technique to improve pram write performance, energy and endurance. In: 42nd Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO-42, pp. 347\u2013357 (December 2009)","DOI":"10.1145\/1669112.1669157"},{"key":"6_CR16","doi-asserted-by":"crossref","unstructured":"Bock, S., Childers, B., Melhem, R., Moss\u00e9, D., Zhang, Y.: Analyzing the impact of useless write-backs on the endurance and energy consumption of pcm main memory. In: 2011 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp. 56\u201365 (April 2011)","DOI":"10.1109\/ISPASS.2011.5762715"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems \u2013 ARCS 2013"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-36424-2_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T01:47:51Z","timestamp":1558316871000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-36424-2_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642364235","9783642364242"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-36424-2_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}