{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T04:22:27Z","timestamp":1745986947662,"version":"3.40.4"},"publisher-location":"Berlin, Heidelberg","reference-count":24,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642364235"},{"type":"electronic","value":"9783642364242"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-36424-2_8","type":"book-chapter","created":{"date-parts":[[2013,2,11]],"date-time":"2013-02-11T10:56:45Z","timestamp":1360580205000},"page":"86-97","source":"Crossref","is-referenced-by-count":4,"title":["Virtual Register Renaming"],"prefix":"10.1007","author":[{"given":"Mageda","family":"Sharafeddine","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haitham","family":"Akkary","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Doug","family":"Carmean","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"8_CR1","unstructured":"Akkary, H., Rajwar, R., Srinivasan, S.: Checkpoint processing and recovery: towards scalable large instruction window processors. In: Proceedings of MICRO 2003 (2003)"},{"issue":"6","key":"8_CR2","doi-asserted-by":"publisher","first-page":"11","DOI":"10.1109\/MM.2003.1261382","volume":"23","author":"H. Akkary","year":"2003","unstructured":"Akkary, H., Rajwar, R., Srinivasan, S.: Checkpoint processing and recovery: an efficient, scalable alternative to reorder buffers. IEEE MICRO\u00a023(6), 11\u201319 (2003)","journal-title":"IEEE MICRO"},{"issue":"4","key":"8_CR3","doi-asserted-by":"publisher","first-page":"418","DOI":"10.1145\/1044823.1044826","volume":"1","author":"H. Akkary","year":"2004","unstructured":"Akkary, H., Rajwar, R., Srinivasan, S.: An analysis of a resource efficient checkpoint architecture. ACM Transactions on Architecture and Code Optimization\u00a01(4), 418\u2013444 (2004)","journal-title":"ACM Transactions on Architecture and Code Optimization"},{"issue":"4","key":"8_CR4","doi-asserted-by":"publisher","first-page":"389","DOI":"10.1145\/1044823.1044825","volume":"1","author":"A. Cristal","year":"2004","unstructured":"Cristal, A., Santana, O.J., Valero, M., Martinez, J.F.: Toward kilo-instruction processors. ACM Transactions on Architecture and Code Optimization\u00a01(4), 389\u2013417 (2004)","journal-title":"ACM Transactions on Architecture and Code Optimization"},{"key":"8_CR5","unstructured":"Cristal, A., Ortega, D., Llosa, J., Valero, M.: Out-of-order commit processors. In: Proceedings of HPCA 2004 (2004)"},{"key":"8_CR6","unstructured":"Cristal, A., Valero, M., Llosa, J., Gonzalez, A.: Large virtual ROBs by processor checkpointing. Tech. Report, UPC-DAC-2002-39, Department of Computer Science, Barcelona, Spain (July 2002)"},{"issue":"2","key":"8_CR7","doi-asserted-by":"publisher","first-page":"68","DOI":"10.1109\/2.982918","volume":"35","author":"J. Emer","year":"2002","unstructured":"Emer, J., Ahuja, P., Borch, E., Klauser, A., Luk, C.-K., Manne, S., Mukherjee, S.S., Patil, H., Wallace, S., Binkert, N., Espasa, R., Juan, T.: ASIM: A performance model framework. IEEE Computer\u00a035(2), 68\u201376 (2002)","journal-title":"IEEE Computer"},{"key":"8_CR8","unstructured":"Gonzalez, A., Gonzalez, J., Valero, M.: Virtual-physical registers. In: Proceedings of HPCA 1998 (1998)"},{"key":"8_CR9","unstructured":"Gonzalez, A., Valero, M., Gonzalez, J., Monreal, T.: Virtual registers. In: Proceedings of HPCA 1997 (1997)"},{"key":"8_CR10","doi-asserted-by":"crossref","unstructured":"Hilton, A., Nagarakatte, S., Roth, A.: Tolerating all-level cache misses in in-order processors. In: Proceedings of HPCA 2009 (2009)","DOI":"10.1109\/HPCA.2009.4798281"},{"key":"8_CR11","doi-asserted-by":"crossref","unstructured":"Hilton, A., Roth, A.: BOLT: energy-efficient out-of-order latency tolerant execution. In: Proceedings of HPCA 2010 (2010)","DOI":"10.1109\/HPCA.2010.5416634"},{"key":"8_CR12","unstructured":"Hinton, G., Sager, D., Upton, M., Boggs, D., Carmean, D., Kyker, A., Roussel, P.: The microarchitecture of the Pentium 4 processor. Intel Technology Journal\u00a05(4) (February 2001)"},{"key":"8_CR13","doi-asserted-by":"crossref","unstructured":"Hwu, W.W., Patt, Y.N.: Checkpoint repair for out-of-order execution machines. In: Proceedings of ISCA 1987 (1987)","DOI":"10.1145\/30350.30353"},{"key":"8_CR14","unstructured":"Jacobsen, E., Rotenberg, E., Smith, J.E.: Assigning confidence to conditional branch predictions. In: Proceedings of MICRO 1996 (1996)"},{"key":"8_CR15","doi-asserted-by":"crossref","unstructured":"Jothi, K., Akkary, H., Sharafeddine, M.: Simultaneous continual flow pipeline architecture. In: Proceedings of ICCD 2011 (2011)","DOI":"10.1109\/ICCD.2011.6081387"},{"key":"8_CR16","doi-asserted-by":"crossref","unstructured":"Leibholz, D., Razdan, R.: The Alpha 21264: a 500 MHz out-of-order execution microprocessor. In: Proceedings of the 42nd IEEE Computer Society International Conference (COMPCON), pp. 28\u201336 (February 1997)","DOI":"10.1109\/CMPCON.1997.584667"},{"key":"8_CR17","unstructured":"Martinez, J.F., Renau, J., Huang, M.C., Prvulovic, M., Torrellas, J.: Cherry: checkpoint early resource recycling in out-of-order Microprocessors. In: Proc. of MICRO 2002 (2002)"},{"key":"8_CR18","doi-asserted-by":"crossref","unstructured":"Moudgill, M., Pingali, K., Vassiliadis, S.: Register renaming and dynamic speculation: an alternative approach. In: Proceedings of MICRO 1993 (1993)","DOI":"10.1109\/MICRO.1993.282756"},{"issue":"2","key":"8_CR19","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1109\/40.491458","volume":"16","author":"D.B. Papworth","year":"1996","unstructured":"Papworth, D.B.: Tuning the Pentium Pro microarchitecture. IEEE MICRO\u00a016(2), 8\u201315 (1996)","journal-title":"IEEE MICRO"},{"key":"8_CR20","doi-asserted-by":"crossref","unstructured":"Smith, J.E., Pleszkun, A.R.: Implementation of precise interrupts in pipelined processors. In: Proceedings of ISCA 1985 (1985)","DOI":"10.1145\/327070.327125"},{"issue":"12","key":"8_CR21","doi-asserted-by":"publisher","first-page":"1609","DOI":"10.1109\/5.476078","volume":"83","author":"J.E. Smith","year":"1995","unstructured":"Smith, J.E., Sohi, G.S.: The microarchitecture of superscalar processors. Proceedings of the IEEE\u00a083(12), 1609\u20131624 (1995)","journal-title":"Proceedings of the IEEE"},{"key":"8_CR22","doi-asserted-by":"crossref","unstructured":"Srinivasan, S.T., Rajwar, R., Akkary, H., Gandhi, A., Upton, M.: Continual flow pipelines. In: ASPLOS-11 (October 2004)","DOI":"10.1145\/1024393.1024407"},{"key":"8_CR23","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1147\/rd.111.0025","volume":"11","author":"R.M. Tomasulo","year":"1967","unstructured":"Tomasulo, R.M.: An efficient algorithm for exploiting multiple arithmetic Units. IBM Journal of Research and Development\u00a011, 25\u201333 (1967)","journal-title":"IBM Journal of Research and Development"},{"issue":"2","key":"8_CR24","doi-asserted-by":"publisher","first-page":"28","DOI":"10.1109\/40.491460","volume":"16","author":"K. Yeager","year":"1996","unstructured":"Yeager, K.: The MIPS R10000 superscalar microprocessor. IEEE Micro\u00a016(2), 28\u201340 (1996)","journal-title":"IEEE Micro"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems \u2013 ARCS 2013"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-36424-2_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,29]],"date-time":"2025-04-29T20:34:38Z","timestamp":1745958878000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-36424-2_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642364235","9783642364242"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-36424-2_8","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}