{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T19:51:16Z","timestamp":1743018676467,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642368110"},{"type":"electronic","value":"9783642368127"}],"license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-36812-7_17","type":"book-chapter","created":{"date-parts":[[2013,3,8]],"date-time":"2013-03-08T06:58:32Z","timestamp":1362725912000},"page":"179-184","source":"Crossref","is-referenced-by-count":1,"title":["Hierarchical and Multiple Switching NoC with Floorplan Based Adaptability"],"prefix":"10.1007","author":[{"given":"Debora","family":"Matos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cezar","family":"Reinbrecht","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marcio","family":"Kreutz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gianluca","family":"Palermo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luigi","family":"Carro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Altamiro","family":"Susin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"17_CR1","doi-asserted-by":"crossref","unstructured":"Silvano, C., et al.: Low Power Networks-on-Chip, 1st edn., p. 300. Springer (2011)","DOI":"10.1007\/978-1-4419-6911-8"},{"key":"17_CR2","doi-asserted-by":"crossref","unstructured":"Stensgaard, M., Sparso, J.: ReNoC: A Network-on-Chip Architecture with Reconfigurable Topology. In: NoCS, pp. 55\u201364 (2008)","DOI":"10.1109\/NOCS.2008.4492725"},{"key":"17_CR3","doi-asserted-by":"crossref","unstructured":"Das, R., Eachempati, S., et al.: Design and Evaluation of a Hierarchical On-Chip Interconnect for Next-Generation CMPs. In: HPCA, pp. 175\u2013186 (2009)","DOI":"10.1109\/HPCA.2009.4798252"},{"issue":"6","key":"17_CR4","doi-asserted-by":"publisher","first-page":"855","DOI":"10.1109\/TCAD.2010.2048402","volume":"29","author":"M. Modarressi","year":"2010","unstructured":"Modarressi, M., et al.: Virtual Point-to-Point Connections for NoCs. TCAD\u00a029(6), 855\u2013868 (2010)","journal-title":"TCAD"},{"key":"17_CR5","doi-asserted-by":"crossref","unstructured":"Jerger, N., et al.: Circuit-Switched Coherence. In: NoCS, pp. 193\u2013202 (2008)","DOI":"10.1109\/NOCS.2008.4492738"},{"key":"17_CR6","doi-asserted-by":"crossref","unstructured":"Modarressi, M., et al.: A Hybrid Packet-Circuit Switched On-Chip Network Based on SDM. In: DATE, pp. 566\u2013569 (2009)","DOI":"10.1109\/DATE.2009.5090728"},{"key":"17_CR7","doi-asserted-by":"crossref","unstructured":"Yoon, Y., et al.: Virtual Channels vs. Multiple Physical Networks: a Comparative Analysis. In: DAC, pp. 162\u2013165 (2010)","DOI":"10.1145\/1837274.1837315"},{"key":"17_CR8","unstructured":"Chou, S.-H., et al.: Hierarchical Circuit-Switched NoC for Multicore Video Proc-essing. In: Microprocess. Microsyst. (2010)"},{"key":"17_CR9","doi-asserted-by":"crossref","unstructured":"Murali, S., et al.: Synthesis of networks on chips for 3D systems on chips. In: ASP-DAC, pp. 242\u2013247 (2009)","DOI":"10.1109\/ASPDAC.2009.4796487"},{"key":"17_CR10","doi-asserted-by":"crossref","unstructured":"Tino, A., Khan, G.: Power and Performance Tabu Search Based Multicore Network-on-Chip Design. In: Intl.Conf. on Parallel Processing, pp. 74\u201381 (2010)","DOI":"10.1109\/ICPPW.2010.22"},{"key":"17_CR11","doi-asserted-by":"crossref","unstructured":"Matos, D., et al.: Floorplanning-Aware Design Space Exploration for Applica-tion-Specific Hierarchical Network-on-Chip. In: NoCARC (2011)","DOI":"10.1145\/2076501.2076508"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-36812-7_17","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,20]],"date-time":"2023-01-20T06:52:34Z","timestamp":1674197554000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-642-36812-7_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642368110","9783642368127"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-36812-7_17","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}