{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T00:10:09Z","timestamp":1745971809870,"version":"3.40.4"},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642368110"},{"type":"electronic","value":"9783642368127"}],"license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-36812-7_18","type":"book-chapter","created":{"date-parts":[[2013,3,8]],"date-time":"2013-03-08T06:58:32Z","timestamp":1362725912000},"page":"185-196","source":"Crossref","is-referenced-by-count":7,"title":["HTR: On-Chip Hardware Task Relocation for Partially Reconfigurable FPGAs"],"prefix":"10.1007","author":[{"given":"Aurelio","family":"Morales-Villanueva","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ann","family":"Gordon-Ross","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"18_CR1","doi-asserted-by":"crossref","unstructured":"Becker, T., Koester, M., Luk, W.: Automated placement of reconfigurable regions for relocatable modules. In: Proc. of the 2010 IEEE Intl. Symp. on Circuits and Systems (ISCAS 2010), Paris, France, pp. 3341\u20133344 (2010)","DOI":"10.1109\/ISCAS.2010.5537896"},{"key":"18_CR2","doi-asserted-by":"crossref","unstructured":"Becker, T., Luk, W., Cheung, P.Y.K.: Enhancing Relocatability of Partial Bitstreams for Run-Time Reconfiguration. In: 15th Annual IEEE Symp. on Field-Programmable Custom Machines (FCCM 2007), Napa, California, pp. 35\u201344 (2007)","DOI":"10.1109\/FCCM.2007.51"},{"key":"18_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"565","DOI":"10.1007\/978-3-540-45234-8_55","volume-title":"Field Programmable Logic and Application","author":"B. Blodget","year":"2003","unstructured":"Blodget, B., James-Roxby, P., Keller, E., McMillan, S., Sundararajan, P.: A Self-Reconfiguring Platform. In: Cheung, P.Y.K., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol.\u00a02778, pp. 565\u2013574. Springer, Heidelberg (2003)"},{"key":"18_CR4","unstructured":"Carver, J., Pittman, N., Forin, A.: Relocation and Automatic Floor-planning of FPGA Partial Configuration Bitstreams. Microsoft Research, WA. Technical Report MSR-TR-2008-111, Redmond, Washington (2008)"},{"issue":"11","key":"18_CR5","doi-asserted-by":"publisher","first-page":"1650","DOI":"10.1109\/TVLSI.2008.2005670","volume":"17","author":"S. Corbetta","year":"2009","unstructured":"Corbetta, S., Morandi, M., Novati, M., Santambrogio, M.D., Sciuto, D., Spoletini, P.: Internal and External Bitstream Relocation for Partial Dynamic Reconfiguration. IEEE Trans. on Very Large Scale Integration (VLSI) Systems\u00a017(11), 1650\u20131654 (2009)","journal-title":"IEEE Trans. on Very Large Scale Integration (VLSI) Systems"},{"key":"18_CR6","doi-asserted-by":"crossref","unstructured":"Flynn, A., Gordon-Ross, A., George, A.D.: Bitstream Relocation with Local Clock Domains for Partially Reconfigurable FPGAs. In: Design, Automation & Test in Europe Conference & Exhibition 2009 (DATE 2009), Nice, France, pp. 300\u2013303 (2009)","DOI":"10.1109\/DATE.2009.5090676"},{"key":"18_CR7","unstructured":"Horta, E.L., Lockwood, J.W.: PARBIT: A Tool to Transform Bitfiles to Implement Partial Reconfiguration of Field Programmable Gate Arrays (FPGAs). Technical Report WUCS-01-13, Washington University, St. Louis, Missouri (2001)"},{"key":"18_CR8","doi-asserted-by":"crossref","unstructured":"Jovanovic, S., Tanougast, C., Weber, S.: A Hardware Preemptive Multitasking Mechanism Based on Scan-path Register Structure for FPGA-based Reconfigurable Systems. In: 2nd NASA\/ESA Conference on Adaptive Hardware and Systems (AHS 2007), Edinburgh, United Kingdom, pp. 358\u2013364 (2007)","DOI":"10.1109\/AHS.2007.4"},{"key":"18_CR9","doi-asserted-by":"crossref","unstructured":"Jozwik, K., Tomiyama, H., Honda, S., Takada, H.: A Novel Mechanism for Effective Hardware Task Preemption in Dynamically Reconfigurable Systems. In: Intl. Conf. on Field Programmable Logic and Applications (FPL 2010), Milano, Italy, pp. 352\u2013255 (2010)","DOI":"10.1109\/FPL.2010.76"},{"key":"18_CR10","unstructured":"Kalte, H., Lee, G., Porrmann, M., R\u00fcckert, U.: REPLICA: A Bitstream Manipulation Filter for Module Relocation in Partial Reconfigurable Systems. In: Proc. of the 19th IEEE Intl. Parallel and Distributed Processing Symp. (IPDPS 2005), Denver, Colorado (2005)"},{"key":"18_CR11","doi-asserted-by":"crossref","unstructured":"Kalte, H., Porrmann, M.: Context Saving and Restoring for Multitasking in Reconfigurable Systems. In: Intl. Conf. on Field Programmable Logic and Applications (FPL 2005), Tampere, Finland, pp. 223\u2013228 (2005)","DOI":"10.1109\/FPL.2005.1515726"},{"key":"18_CR12","doi-asserted-by":"publisher","first-page":"403","DOI":"10.1145\/1128022.1128045","volume-title":"Proc. of the 3rd Conf. on Computing Frontiers (CF 2006)","author":"H. Kalte","year":"2006","unstructured":"Kalte, H., Porrmann, M.: REPLICA2Pro: Task Relocation by Bitstream Manipulation in Virtex-II\/Pro FPGAs. In: Proc. of the 3rd Conf. on Computing Frontiers (CF 2006), pp. 403\u2013412. ACM, New York (2006)"},{"key":"18_CR13","doi-asserted-by":"publisher","first-page":"188","DOI":"10.1145\/1216919.1216950","volume-title":"Proc. of the ACM\/SIGDA 15th Intl. Symp. on Field Programmable Gate Arrays (FPGA 2007)","author":"D. Koch","year":"2007","unstructured":"Koch, D., Haubelt, C., Teich, J.: Efficient Hardware Checkpointing: Concepts, Overhead Analysis, and Implementation. In: Proc. of the ACM\/SIGDA 15th Intl. Symp. on Field Programmable Gate Arrays (FPGA 2007), pp. 188\u2013196. ACM, New York (2007)"},{"key":"18_CR14","first-page":"70","volume-title":"Proc. of Intl. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA 2006)","author":"M. Koester","year":"2006","unstructured":"Koester, M., Porrmann, M., Kalte, H.: Relocation and Defragmentation for Heterogeneous Reconfigurable Systems. In: Proc. of Intl. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA 2006), pp. 70\u201376. Las Vegas, Nevada (2006)"},{"key":"18_CR15","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"806","DOI":"10.1007\/3-540-46117-5_83","volume-title":"Field-Programmable Logic and Applications. Reconfigurable Computing Is Going Mainstream","author":"W.J. Landaker","year":"2002","unstructured":"Landaker, W.J., Wirthlin, M.J., Hutchings, B.L.: Multitasking Hardware on the SLAAC1-V Reconfigurable Computing System. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol.\u00a02438, pp. 806\u2013815. Springer, Heidelberg (2002)"},{"key":"18_CR16","doi-asserted-by":"crossref","unstructured":"Santambrogio, M.D., Cancare, F., Cattaneo, R., Bhandari, S., Sciuto, D.: An Enhanced Relocation Manager to Speedup Core Allocation in FPGA-based Reconfigurable Systems. In: 2012 IEEE 26th International Symposium on Parallel & Distributed Processing, Workshop and PhD Forum (IPDPSW 2012), Shangai, China, pp. 336\u2013343 (2012)","DOI":"10.1109\/IPDPSW.2012.41"},{"key":"18_CR17","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"121","DOI":"10.1007\/3-540-44614-1_13","volume-title":"Field-Programmable Logic and Applications. The Roadmap to Reconfigurable Computing","author":"H. Simmler","year":"2000","unstructured":"Simmler, H., Levinson, L., M\u00e4nner, R.: Multitasking on FPGA Coprocessors. In: Gr\u00fcnbacher, H., Hartenstein, R.W. (eds.) FPL 2000. LNCS, vol.\u00a01896, pp. 121\u2013130. Springer, Heidelberg (2000)"},{"issue":"2","key":"18_CR18","doi-asserted-by":"publisher","first-page":"44","DOI":"10.1109\/L-CA.2009.49","volume":"8","author":"A. Sudarsanam","year":"2009","unstructured":"Sudarsanam, A., Kallam, R., Dasu, A.: PRR-PRR Dynamic Relocation. IEEE Computer Architecture Letters\u00a08(2), 44\u201347 (2009)","journal-title":"IEEE Computer Architecture Letters"},{"key":"18_CR19","unstructured":"Xilinx, Inc.: Virtex-5 FPGA Configuration User Guide v3.10 (UG191) (November 18, 2011)"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-36812-7_18","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,29]],"date-time":"2025-04-29T23:33:44Z","timestamp":1745969624000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-642-36812-7_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642368110","9783642368127"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-36812-7_18","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}