{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T00:10:08Z","timestamp":1745971808721,"version":"3.40.4"},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642368110"},{"type":"electronic","value":"9783642368127"}],"license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-36812-7_19","type":"book-chapter","created":{"date-parts":[[2013,3,8]],"date-time":"2013-03-08T06:58:32Z","timestamp":1362725912000},"page":"197-209","source":"Crossref","is-referenced-by-count":9,"title":["Performance Analysis and Optimization of High Density Tree-Based 3D Multilevel FPGA"],"prefix":"10.1007","author":[{"given":"Vinod","family":"Pangracious","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zied","family":"Marrakchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emna","family":"Amouri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Habib","family":"Mehrez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"19_CR1","doi-asserted-by":"crossref","unstructured":"Betz, V., Marquardt, A., Rose, J.: A New Packing Placement and Routing Tool for FPGA Research. In: Intl. Workshop on FPGA, pp. 213\u2013222 (1997)","DOI":"10.1007\/3-540-63465-7_226"},{"key":"19_CR2","unstructured":"De Micheil, G., Pavlidis, V., Atienza, D., Leblebici, Y.: Design Methods and Tools for 3D integration. In: Symposium on VLSI Tech Digest of Technical Papers, pp. 182\u2013183 (2011)"},{"key":"19_CR3","doi-asserted-by":"crossref","unstructured":"Beyne, E.: 3D Interconnection and Packaging: Impending reality or still a Dream? In: Proc. of IEEE Intl. Solid-state Circuits Conf (ISSCC 2004), CA, vol.\u00a01, pp. 138\u2013139 (February 2004)","DOI":"10.1109\/ISSCC.2004.1332632"},{"issue":"6","key":"19_CR4","doi-asserted-by":"publisher","first-page":"520","DOI":"10.1109\/MDT.2005.150","volume":"22","author":"C. Ababei","year":"2005","unstructured":"Ababei, C., Feng, Y., Goplen, B.: \u201cPlacement and routing in 3D integrated circuits\u201d. IEEE Design & Test of Computers\u00a022(6), 520\u2013531 (2005)","journal-title":"IEEE Design & Test of Computers"},{"key":"19_CR5","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4","volume-title":"Architecture and CAD for Deep-Submicron FPGAs","author":"V. Betz","year":"1999","unstructured":"Betz, V., Rose, J., Marquardt, A.: Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers, Dordrecht (1999)"},{"key":"19_CR6","doi-asserted-by":"crossref","unstructured":"Siozios, K., Bartzas, A., Soudris, D.: Architecture Level Exploration of Alternative schemes Targeting 3D FPGAs: A Software Supported Methodology. Intl. Journal of Reconfigurable Computing (2008)","DOI":"10.1155\/2008\/764942"},{"issue":"1","key":"19_CR7","doi-asserted-by":"publisher","first-page":"186","DOI":"10.1109\/92.920832","volume":"9","author":"S. Chiricescu","year":"2001","unstructured":"Chiricescu, S., Leeser, M., Vai, M.M.: Design and analysis of a dynamically reconfigurable three-dimensional FPGA. IEEE Trans. Very Large Scale Integr (VLSI) Syst.\u00a09(1), 186\u2013196 (2001)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"19_CR8","doi-asserted-by":"crossref","unstructured":"Lin, M., Gamal, A., Lu, Y., Wong, S.: Performance Benefits of Monolithically Stacked 3D-FPGA. In: Int. Symp. Field-Program. Gate Arrays, Monterey, CA (2006)","DOI":"10.1145\/1117201.1117219"},{"key":"19_CR9","unstructured":"Lim, S.: TSV-Aware 3D Physical Design Tool Needs for Faster Mainstream Acceptance of 3D ICs. In: ACM DAC Knowledge Center (dac.com) (2010)"},{"key":"19_CR10","doi-asserted-by":"crossref","unstructured":"Marrakchi, Z., Mrabet, H., Amouri, E., Mehrez, H.: Efficient tree topology for FPGA interconnect network. In: ACM Great Lakes Symp. on VLSI 2008, pp. 321\u2013326 (2008)","DOI":"10.1145\/1366110.1366186"},{"key":"19_CR11","doi-asserted-by":"crossref","unstructured":"Marrakchi, Z., Mrabet, H., Farooq, U., Mehrez, H.: FPGA Interconnect Topologies Exploration. Int. J. Reconfig. Comp. (2009)","DOI":"10.1155\/2009\/259837"},{"issue":"7","key":"19_CR12","doi-asserted-by":"publisher","first-page":"882","DOI":"10.1109\/TVLSI.2008.2000456","volume":"16","author":"A. Gayasen","year":"2008","unstructured":"Gayasen, A., Narayanan, V., Kandemir, M., Rahman, A.: Designing a 3-D FPGA: Switch Box Architecture and Thermal Issues. IEEE Trans. on VLSI Syst.\u00a016(7), 882\u2013893 (2008)","journal-title":"IEEE Trans. on VLSI Syst."},{"key":"19_CR13","doi-asserted-by":"crossref","unstructured":"Pistorius, J., Hutton, M.: Placement rent exponent calculation methods, temporal behaviour and FPGA architecture evaluation. In: Proc. of the Intl. Workshop on System Level Interconnect Prediction, Monterey, Calif, USA, pp. 31\u201338 (April 2003)","DOI":"10.1145\/639929.639936"},{"key":"19_CR14","doi-asserted-by":"crossref","unstructured":"Jang, D.M., Ryu, C., Lee, K.Y., et al.: Development and evaluation of 3-D SiP with vertically interconnected Through Silicon Vias (TSV). In: Proc. of the 57th Electronic Components and Technology Conf (ECTC 2007), USA, pp. 847\u2013852 (May-June 2007)","DOI":"10.1109\/ECTC.2007.373897"},{"key":"19_CR15","doi-asserted-by":"crossref","unstructured":"Ayala, J., Sridhar, A., Pangracious, V., Atienza, D., Leblebici, Y.: Through Silicon Via-Based Grid for Thermal Control in 3D Chips. NanoNet (2009)","DOI":"10.1007\/978-3-642-04850-0_14"},{"key":"19_CR16","unstructured":"Emna, A., Hayder, M., Zied, M., Habib, M.: Improving the Security of Dual Rail Logic in FPGA Using Controlled Placement and Routing ReConFig 2009, Mexico (2009)"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-36812-7_19","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,29]],"date-time":"2025-04-29T23:33:43Z","timestamp":1745969623000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-642-36812-7_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642368110","9783642368127"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-36812-7_19","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}