{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T00:10:06Z","timestamp":1745971806848,"version":"3.40.4"},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642368110"},{"type":"electronic","value":"9783642368127"}],"license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-36812-7_20","type":"book-chapter","created":{"date-parts":[[2013,3,8]],"date-time":"2013-03-08T06:58:32Z","timestamp":1362725912000},"page":"210-217","source":"Crossref","is-referenced-by-count":6,"title":["Iterative Routing Algorithm of Inter-FPGA Signals for Multi-FPGA Prototyping Platform"],"prefix":"10.1007","author":[{"given":"Mariem","family":"Turki","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zied","family":"Marrakchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Habib","family":"Mehrez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed","family":"Abid","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"20_CR1","volume-title":"International Workshop on Field-Programmable Gate Array","author":"R. Tessier","year":"1994","unstructured":"Tessier, R., et al.: The virtual Wires Emulation System: A Gate-Efficient ASIC Prototyping Environement. In: International Workshop on Field-Programmable Gate Array. ACM, Berkeley (February 1994)"},{"key":"20_CR2","doi-asserted-by":"crossref","unstructured":"Inagi, M., Takashima, Y., Nakamura, Y.: Globally optimal time-multiplexing in inter-FPGA connections for accelerating multi-FPGA systems. In: Proc. FPL, pp. 212\u2013217 (2009)","DOI":"10.1109\/FPL.2009.5272309"},{"key":"20_CR3","doi-asserted-by":"crossref","unstructured":"Huang, C., Yin, Y., Hsu, C.: SoC hw\/sw verification and validation. In: Proc. of the 16th Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 297\u2013300 (2011)","DOI":"10.1109\/ASPDAC.2011.5722202"},{"key":"20_CR4","doi-asserted-by":"crossref","unstructured":"Krupnova, H.: Mapping multi-million gate SoCs on FPGAs: industrial methodology and experience. In: Proc. of Design, Automation and Test in Europe Conference and Exhibition, vol.\u00a02, pp. 1236\u20131241 (2004)","DOI":"10.1109\/DATE.2004.1269065"},{"key":"20_CR5","doi-asserted-by":"crossref","unstructured":"Asaad, S., Bellofatto, R., Brezzo, B., Haymes, C., Kapur, M., Parker, B., Roewer, T., Saha, P., Takken, T., Tierno, J.: A cycle-accurate, cycle reproducible multi-FPGA system for accelerating multi-core processor simulation. In: Proc. of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, pp. 153\u2013162 (2012)","DOI":"10.1145\/2145694.2145720"},{"key":"20_CR6","doi-asserted-by":"crossref","unstructured":"McMurchie, L., Ebeling, C.: PathFinder: A Negotiation-Based Performance-Driven Router for FPGAs. In: International Workshop on Field Programmable Gate Array (1995)","DOI":"10.1109\/FPGA.1995.242049"},{"key":"20_CR7","unstructured":"Cormen, T.H., Leiserson, C.E., Rivest, R.L., Stein, C.: Introduction to Algorithms, Cambridge, Massachusetts London, England (2001)"},{"issue":"1","key":"20_CR8","doi-asserted-by":"publisher","first-page":"71","DOI":"10.1109\/TVLSI.2002.800523","volume":"11","author":"A. Ejnioui","year":"2003","unstructured":"Ejnioui, A., Ranganathan, N.: Multiterminal net routing for partial crossbar-based multi-FPGA systems. IEEE Trans. Very Large Scale Integr (VLSI) Syst.\u00a011(1), 71\u201378 (2003)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"20_CR9","doi-asserted-by":"publisher","first-page":"151","DOI":"10.1145\/253052.253136","volume":"2","author":"W. Mak","year":"1997","unstructured":"Mak, W., Wong, D.: Board-level multiterminal net routing for FPGA-based logic emulation. ACM Trans. Design Automation of Electron. Syst.\u00a02, 151\u2013157 (1997)","journal-title":"ACM Trans. Design Automation of Electron. Syst."},{"key":"20_CR10","unstructured":"http:\/\/www.flexras.com"},{"key":"20_CR11","unstructured":"Turki, M., Marrakchi, Z., Mehrez, H., Abid, M.: Towards Synthetic Benchmarks Generator for CAD Tool Evaluation. In: 8 th Confrence on Ph.D. Research in Microelectronics and Electronics (PRIME) (2012)"},{"key":"20_CR12","unstructured":"http:\/\/www.dinigroup.com\/new\/products.php"},{"key":"20_CR13","unstructured":"Santarini, M.: ASIC prototyping: Make versus buy. EDN (November 21, 2005)"},{"key":"20_CR14","doi-asserted-by":"crossref","unstructured":"Kuon, I., Rose, J.: Measuring the gap between FPGAs and ASICs. In: International Symposium on Field-Programmable Gate Array (February 2006)","DOI":"10.1145\/1117201.1117205"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-36812-7_20","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,29]],"date-time":"2025-04-29T23:33:45Z","timestamp":1745969625000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-642-36812-7_20"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642368110","9783642368127"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-36812-7_20","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}