{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T14:11:14Z","timestamp":1725718274006},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642368172"},{"type":"electronic","value":"9783642368189"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-36818-9_37","type":"book-chapter","created":{"date-parts":[[2013,3,4]],"date-time":"2013-03-04T16:14:54Z","timestamp":1362413694000},"page":"337-342","source":"Crossref","is-referenced-by-count":0,"title":["An Adaptive Low-Overhead Mechanism for Dependable General-Purpose Many-Core Processors"],"prefix":"10.1007","author":[{"given":"Wentao","family":"Jia","sequence":"first","affiliation":[]},{"given":"Rui","family":"Li","sequence":"additional","affiliation":[]},{"given":"Chunyan","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"37_CR1","doi-asserted-by":"crossref","unstructured":"Borkar, S.: Thousand core chips: a technology perspective. In: Proceedings of the 44th Annual Design Automation Conference (June 2007)","DOI":"10.1145\/1278480.1278667"},{"key":"37_CR2","doi-asserted-by":"crossref","unstructured":"Srinivasan, J., Adve, S.V., Bose, P., Rivers, J.A.: The impact of technology scaling on lifetime reliability. In: Intl. Conf. on DSN (June 2004)","DOI":"10.1109\/DSN.2004.1311888"},{"key":"37_CR3","doi-asserted-by":"crossref","unstructured":"Subramanyan, P., Singh, V., Saluja, K.K., Larsson, E.: Energy-Efficient Fault Tolerance in Chip Multiprocessors Using Critical Value Forwarding. In: Intl. Conf. on Dependable Systems and Networks (June 2010)","DOI":"10.1109\/DSN.2010.5544918"},{"key":"37_CR4","doi-asserted-by":"crossref","unstructured":"Wells, P.M., Chakraborty, K., Sohi, G.S.: Mixed-mode multicore reliability. In: Intl. Conf. on ASPLOS (March 2009)","DOI":"10.1145\/1508244.1508265"},{"key":"37_CR5","doi-asserted-by":"crossref","unstructured":"de Kruijf, M., Nomura, S., Sankaralingam, K.: Relax: An architectural framework for software recovery of hardware faults. In: ISCA (2010)","DOI":"10.1145\/1815961.1816026"},{"key":"37_CR6","doi-asserted-by":"crossref","unstructured":"LaFrieda, C., Ipek, E., Martinez, J.F., Manohar, R.: Utilizing dynamically coupled cores to form a resilient chip multiprocessor. In: Intl. Conf. on DSN (2007)","DOI":"10.1109\/DSN.2007.100"},{"key":"37_CR7","doi-asserted-by":"crossref","unstructured":"Smolens, J.C., Gold, B.T., Kim, J., Falsafi, B., Hoe, J.C., Nowatzyk, A.G.: Fingerprinting: bounding soft-error detection latency and bandwidth. In: Intl. Conf. on ASPLOS (October 2004)","DOI":"10.1145\/1024393.1024420"},{"key":"37_CR8","unstructured":"Lampret, D.: OpenRISC 1200 IP Core Specification (September 2001), \n                      \n                        http:\/\/www.opencores.org"}],"container-title":["Lecture Notes in Computer Science","Information and Communicatiaon Technology"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-36818-9_37","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,11]],"date-time":"2019-05-11T14:13:43Z","timestamp":1557584023000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-36818-9_37"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642368172","9783642368189"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-36818-9_37","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}