{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T15:44:25Z","timestamp":1780587865162,"version":"3.54.1"},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783642369483","type":"print"},{"value":"9783642369490","type":"electronic"}],"license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-36949-0_38","type":"book-chapter","created":{"date-parts":[[2013,2,15]],"date-time":"2013-02-15T01:34:27Z","timestamp":1360892067000},"page":"347-356","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Effects of Process Variation on the Access Time in SRAM Cells"],"prefix":"10.1007","author":[{"given":"Vicent","family":"Lorente","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Julio","family":"Sahuquillo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","reference":[{"key":"38_CR1","unstructured":"Nassif, S.: Modeling and analysis of manufacturing variations. In: IEEE Conference on Custom Integrated Circuits, pp. 223\u2013228 (2001)"},{"issue":"6","key":"38_CR2","doi-asserted-by":"publisher","first-page":"645","DOI":"10.1109\/43.3204","volume":"7","author":"D. Hocevar","year":"1988","unstructured":"Hocevar, D., Cox, P., Yang, P.: Parametric yield optimization for MOS circuit blocks. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a07(6), 645\u2013658 (1988)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"4","key":"38_CR3","doi-asserted-by":"publisher","first-page":"658","DOI":"10.1109\/4.913744","volume":"36","author":"A. Bhavnagarwala","year":"2001","unstructured":"Bhavnagarwala, A., Tang, X., Meindl, J.: The impact of intrinsic device fluctuations on CMOS sram cell stability. IEEE Journal of Solid-State Circuits\u00a036(4), 658\u2013665 (2001)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"38_CR4","doi-asserted-by":"crossref","unstructured":"Heald, R., Wang, P.: Variability in sub-100nm SRAM designs. In: IEEE\/ACM International Conference on Computer Aided Design, ICCAD 2004, pp. 347\u2013352 (November 2004)","DOI":"10.1109\/ICCAD.2004.1382599"},{"key":"38_CR5","doi-asserted-by":"crossref","unstructured":"Burnett, D., Erington, K., Subramanian, C., Baker, K.: Implications of fundamental threshold voltage variations for high-density SRAM and logic circuits. In: 1994 Symposium on VLSI Technology, Digest of Technical Papers, pp. 15\u201316 (June 1994)","DOI":"10.1109\/VLSIT.1994.324400"},{"issue":"9","key":"38_CR6","doi-asserted-by":"publisher","first-page":"1804","DOI":"10.1109\/JSSC.2005.852159","volume":"40","author":"A. Agarwal","year":"2005","unstructured":"Agarwal, A., Paul, B., Mukhopadhyay, S., Roy, K.: Process Variation in Embedded Memories: Failure Analysis and Variation Aware Architecture. IEEE Journal of Solid-State Circuits\u00a040(9), 1804\u20131814 (2005)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"1","key":"38_CR7","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1229175.1229176","volume":"3","author":"W. Zhao","year":"2007","unstructured":"Zhao, W., Cao, Y.: Predictive Technology Model for Nano-CMOS Design Exploration. Journal on Emerging Technologies in Computing Systems\u00a03(1), 1\u201317 (2007)","journal-title":"Journal on Emerging Technologies in Computing Systems"},{"issue":"12","key":"38_CR8","doi-asserted-by":"publisher","first-page":"1859","DOI":"10.1109\/TCAD.2005.852295","volume":"24","author":"S. Mukhopadhyay","year":"2005","unstructured":"Mukhopadhyay, S., Mahmoodi, H., Roy, K.: Modeling of Failure Probability and Statistical Design of SRAM Array for Yield Enhancement in Nanoscaled CMOS. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems\u00a024(12), 1859\u20131880 (2005)","journal-title":"IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"38_CR9","unstructured":"Semiconductor Industries Association, International Technology Roadmap for Semiconductors (2007), http:\/\/www.itrs.net\/"},{"key":"38_CR10","unstructured":"Kim, J., Mccartney, M., Mai, K., Falsafi, B.: Modeling sram failure rates to enable fast, dense, low-power caches. In: IEEE Workshop on Silicon Errors in Logic (March 2009)"},{"issue":"1","key":"38_CR11","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1109\/TC.2010.203","volume":"60","author":"S. Paul","year":"2011","unstructured":"Paul, S., Cai, F., Zhang, X., Bhunia, S.: Reliability-driven ECC allocation for multiple bit error resilience in processor cache. IEEE Transactions on Computers\u00a060(1), 20\u201334 (2011)","journal-title":"IEEE Transactions on Computers"},{"issue":"1","key":"38_CR12","doi-asserted-by":"publisher","first-page":"96","DOI":"10.1109\/MM.2009.20","volume":"29","author":"C. Wilkerson","year":"2009","unstructured":"Wilkerson, C., Gao, H., Alameldeen, A., Chishti, Z., Khellah, M., Lu, S.L.: Trading off cache capacity for low-voltage operation. IEEE Micro\u00a029(1), 96\u2013103 (2009)","journal-title":"IEEE Micro"},{"issue":"1","key":"38_CR13","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1109\/TSM.2007.913186","volume":"21","author":"S. Sarangi","year":"2008","unstructured":"Sarangi, S., Greskamp, B., Teodorescu, R., Nakano, J., Tiwari, A., Torrellas, J.: Varius: A model of process variation and resulting timing errors for microarchitects. IEEE Transactions on Semiconductor Manufacturing\u00a021(1), 3\u201313 (2008)","journal-title":"IEEE Transactions on Semiconductor Manufacturing"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2012: Parallel Processing Workshops"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-36949-0_38","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,29]],"date-time":"2025-04-29T21:22:04Z","timestamp":1745961724000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-36949-0_38"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642369483","9783642369490"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-36949-0_38","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}