{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,29]],"date-time":"2025-04-29T22:10:03Z","timestamp":1745964603835,"version":"3.40.4"},"publisher-location":"Berlin, Heidelberg","reference-count":26,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642370502"},{"type":"electronic","value":"9783642370519"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-37051-9_2","type":"book-chapter","created":{"date-parts":[[2013,2,18]],"date-time":"2013-02-18T19:35:47Z","timestamp":1361216147000},"page":"21-40","source":"Crossref","is-referenced-by-count":14,"title":["Optimal and Heuristic Global Code Motion for Minimal Spilling"],"prefix":"10.1007","author":[{"given":"Gerg\u00f6","family":"Barany","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Krall","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"2_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"125","DOI":"10.1007\/3-540-57840-4_28","volume-title":"Programming Languages and System Architectures","author":"W. Ambrosch","year":"1994","unstructured":"Ambrosch, W., Ertl, M.A., Beer, F., Krall, A.: Dependence-conscious Global Register Allocation. In: Gutknecht, J. (ed.) Programming Languages and System Architectures. LNCS, vol.\u00a0782, pp. 125\u2013136. Springer, Heidelberg (1994)"},{"key":"2_CR2","unstructured":"Barany, G.: Register reuse scheduling. In: 9th Workshop on Optimizations for DSP and Embedded Systems (ODES-9), Chamonix, France, http:\/\/www.imec.be\/odes\/ (April 2011)"},{"key":"2_CR3","doi-asserted-by":"publisher","first-page":"241","DOI":"10.1145\/113445.113466","volume-title":"Proceedings of the ACM SIGPLAN 1991 Conference on Programming Language Design and Implementation, PLDI 1991","author":"D. Bernstein","year":"1991","unstructured":"Bernstein, D., Rodeh, M.: Global instruction scheduling for superscalar machines. In: Proceedings of the ACM SIGPLAN 1991 Conference on Programming Language Design and Implementation, PLDI 1991, pp. 241\u2013255. ACM, New York (1991)"},{"key":"2_CR4","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1145\/2038698.2038706","volume-title":"Proceedings of the 14th International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES 2011","author":"Q. Colombet","year":"2011","unstructured":"Colombet, Q., Brandner, F., Darte, A.: Studying optimal spilling in the light of ssa. In: Proceedings of the 14th International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES 2011, pp. 25\u201334. ACM, New York (2011)"},{"key":"2_CR5","doi-asserted-by":"crossref","unstructured":"Chang, C.-M., Chen, C.-M., King, C.-T.: Using integer linear programming for instruction scheduling and register allocation in multi-issue processors. In: Computers and Mathematics with Applications (1997)","DOI":"10.1016\/S0898-1221(97)00184-3"},{"issue":"4","key":"2_CR6","doi-asserted-by":"publisher","first-page":"451","DOI":"10.1145\/115372.115320","volume":"13","author":"R. Cytron","year":"1991","unstructured":"Cytron, R., Ferrante, J., Rosen, B.K., Wegman, M.N., Zadeck, F.K.: Efficiently computing static single assignment form and the control dependence graph. ACM Trans. Program. Lang. Syst.\u00a013(4), 451\u2013490 (1991)","journal-title":"ACM Trans. Program. Lang. Syst."},{"key":"2_CR7","doi-asserted-by":"publisher","first-page":"98","DOI":"10.1145\/800230.806984","volume-title":"Proceedings of the 1982 SIGPLAN Symposium on Compiler Construction, SIGPLAN 1982","author":"G.J. Chaitin","year":"1982","unstructured":"Chaitin, G.J.: Register allocation & spilling via graph coloring. In: Proceedings of the 1982 SIGPLAN Symposium on Compiler Construction, SIGPLAN 1982, pp. 98\u2013105. ACM, New York (1982)"},{"key":"2_CR8","doi-asserted-by":"crossref","unstructured":"Click, C.: Global code motion\/global value numbering. In: Proceedings of the ACM SIGPLAN 1995 Conference on Programming Language Design and Implementation, PLDI 1995, pp. 246\u2013257 (1995)","DOI":"10.1145\/223428.207154"},{"key":"2_CR9","doi-asserted-by":"crossref","unstructured":"Codina, J.M., S\u00e1nchez, J., Gonz\u00e1lez, A.: A unified modulo scheduling and register allocation technique for clustered processors. In: Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques, PACT 2001, pp. 175\u2013184. IEEE Computer Society, Washington, DC (2001)","DOI":"10.1109\/PACT.2001.953298"},{"key":"2_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-54444-5_89","volume-title":"Programming Language Implementation and Logic Programming","author":"M.A. Ertl","year":"1991","unstructured":"Ertl, M.A., Krall, A.: Optimal Instruction Scheduling using Constraint Logic Programming. In: Ma\u0142uszy\u0144ski, J., Wirsing, M. (eds.) PLILP 1991. LNCS, vol.\u00a0528, Springer, Heidelberg (1991)"},{"issue":"1","key":"2_CR11","first-page":"1","volume":"19","author":"M. Eriksson","year":"2012","unstructured":"Eriksson, M., Kessler, C.: Integrated code generation for loops. ACM Trans. Embed. Comput. Syst.\u00a011S(1), 19:1\u201319:24 (2012)","journal-title":"ACM Trans. Embed. Comput. Syst. 11S("},{"key":"2_CR12","first-page":"442","volume-title":"ICS 1988: Proceedings of the 2nd International Conference on Supercomputing","author":"J.R. Goodman","year":"1988","unstructured":"Goodman, J.R., Hsu, W.-C.: Code scheduling and register allocation in large basic blocks. In: ICS 1988: Proceedings of the 2nd International Conference on Supercomputing, pp. 442\u2013452. ACM, New York (1988)"},{"issue":"1","key":"2_CR13","doi-asserted-by":"publisher","first-page":"4","DOI":"10.1109\/TC.2003.1159750","volume":"52","author":"R. Govindarajan","year":"2003","unstructured":"Govindarajan, R., Yang, H., Amaral, J.N., Zhang, C., Gao, G.R.: Minimum register instruction sequencing to reduce register spills in out-of-order issue superscalar architectures. IEEE Transactions on Computers\u00a052(1), 4\u201320 (2003)","journal-title":"IEEE Transactions on Computers"},{"key":"2_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"346","DOI":"10.1007\/11860990_21","volume-title":"Modular Programming Languages","author":"L. Hames","year":"2006","unstructured":"Hames, L., Scholz, B.: Nearly Optimal Register Allocation with PBQP. In: Lightfoot, D.E., Ren, X.-M. (eds.) JMLC 2006. LNCS, vol.\u00a04228, pp. 346\u2013361. Springer, Heidelberg (2006)"},{"key":"2_CR15","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/3-540-36579-6_1","volume-title":"Compiler Construction","author":"N. Johnson","year":"2003","unstructured":"Johnson, N., Mycroft, A.: Combined Code Motion and Register Allocation Using the Value State Dependence Graph. In: Hedin, G. (ed.) CC 2003. LNCS, vol.\u00a02622, pp. 1\u201316. Springer, Heidelberg (2003)"},{"key":"2_CR16","doi-asserted-by":"publisher","first-page":"318","DOI":"10.1145\/53990.54022","volume-title":"Proceedings of the ACM SIGPLAN 1988 Conference on Programming Language Design and Implementation, PLDI 1988","author":"M. Lam","year":"1988","unstructured":"Lam, M.: Software pipelining: an effective scheduling technique for VLIW machines. In: Proceedings of the ACM SIGPLAN 1988 Conference on Programming Language Design and Implementation, PLDI 1988, pp. 318\u2013328. ACM, New York (1988)"},{"key":"2_CR17","doi-asserted-by":"crossref","unstructured":"Norris, C., Pollock, L.L.: A scheduler-sensitive global register allocator. In: Supercomputing 1993: Proceedings of the 1993 ACM\/IEEE Conference on Supercomputing, pp. 804\u2013813 (1993)","DOI":"10.1145\/169627.169839"},{"key":"2_CR18","doi-asserted-by":"publisher","first-page":"169","DOI":"10.1109\/MICRO.1995.476824","volume-title":"Proceedings of the 28th Annual International Symposium on Microarchitecture, MICRO 28","author":"C. Norris","year":"1995","unstructured":"Norris, C., Pollock, L.L.: An experimental study of several cooperative register allocation and instruction scheduling strategies. In: Proceedings of the 28th Annual International Symposium on Microarchitecture, MICRO 28, pp. 169\u2013179. IEEE Computer Society Press, Los Alamitos (1995)"},{"key":"2_CR19","first-page":"1","volume-title":"Proceedings of the IFIP WG10.3 Working Conference on Parallel Architectures and Compilation Techniques, PACT 1995","author":"C. Norris","year":"1995","unstructured":"Norris, C., Pollock, L.L.: Register allocation sensitive region scheduling. In: Proceedings of the IFIP WG10.3 Working Conference on Parallel Architectures and Compilation Techniques, PaCT 1995, pp. 1\u201310. IFIP Working Group on Algol, Manchester (1995)"},{"key":"2_CR20","doi-asserted-by":"publisher","first-page":"248","DOI":"10.1145\/155090.155114","volume-title":"PLDI 1993: Proceedings of the ACM SIGPLAN 1993 Conference on Programming Language Design and Implementation","author":"S.S. Pinter","year":"1993","unstructured":"Pinter, S.S.: Register allocation with instruction scheduling. In: PLDI 1993: Proceedings of the ACM SIGPLAN 1993 Conference on Programming Language Design and Implementation, pp. 248\u2013257. ACM, New York (1993)"},{"key":"2_CR21","doi-asserted-by":"publisher","first-page":"139","DOI":"10.1145\/513829.513854","volume-title":"Proceedings of the Joint Conference on Languages, Compilers and Tools for Embedded Systems: Software and Compilers for Embedded Systems, LCTES\/SCOPES 2002","author":"B. Scholz","year":"2002","unstructured":"Scholz, B., Eckstein, E.: Register allocation for irregular architectures. In: Proceedings of the Joint Conference on Languages, Compilers and Tools for Embedded Systems: Software and Compilers for Embedded Systems, LCTES\/SCOPES 2002, pp. 139\u2013148. ACM, New York (2002)"},{"key":"2_CR22","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"213","DOI":"10.1007\/3-540-45306-7_15","volume-title":"Compiler Construction","author":"S.A.A. Touati","year":"2001","unstructured":"Touati, S.A.A.: Register Saturation in Superscalar and VLIW Codes. In: Wilhelm, R. (ed.) CC 2001. LNCS, vol.\u00a02027, pp. 213\u2013228. Springer, Heidelberg (2001)"},{"key":"2_CR23","doi-asserted-by":"publisher","first-page":"43","DOI":"10.1109\/MICRO.2007.10","volume-title":"Proceedings of the 40th Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO 40","author":"S. Winkel","year":"2007","unstructured":"Winkel, S.: Optimal versus heuristic global code scheduling. In: Proceedings of the 40th Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO 40, pp. 43\u201355. IEEE Computer Society, Washington, DC (2007)"},{"key":"2_CR24","doi-asserted-by":"publisher","first-page":"121","DOI":"10.1145\/349299.349318","volume-title":"Proceedings of the ACM SIGPLAN 2000 Conference on Programming Language Design and Implementation, PLDI 2000","author":"K. Wilken","year":"2000","unstructured":"Wilken, K., Liu, J., Heffernan, M.: Optimal instruction scheduling using integer programming. In: Proceedings of the ACM SIGPLAN 2000 Conference on Programming Language Design and Implementation, PLDI 2000, pp. 121\u2013133. ACM, New York (2000)"},{"key":"2_CR25","doi-asserted-by":"publisher","first-page":"113","DOI":"10.1145\/1254766.1254783","volume-title":"LCTES 007: Proceedings of the 2007 ACM SIGPLAN\/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems","author":"W. Xu","year":"2007","unstructured":"Xu, W., Tessier, R.: Tetris: a new register pressure control technique for VLIW processors. In: LCTES 007: Proceedings of the 2007 ACM SIGPLAN\/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems, pp. 113\u2013122. ACM, New York (2007)"},{"key":"2_CR26","doi-asserted-by":"crossref","unstructured":"Zhou, H., Jennings, M.D., Conte, T.M.: Tree Traversal Scheduling: A Global Instruction Scheduling Technique for VLIW\/EPIC Processors. In: Dietz, H.G. (ed.) LCPC 2001. LNCS, vol.\u00a02624, pp. 223\u2013238. Springer, Heidelberg (2003)","DOI":"10.1007\/3-540-35767-X_15"}],"container-title":["Lecture Notes in Computer Science","Compiler Construction"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-37051-9_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,29]],"date-time":"2025-04-29T21:32:37Z","timestamp":1745962357000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-37051-9_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642370502","9783642370519"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-37051-9_2","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}