{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T00:05:08Z","timestamp":1740096308709,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642372902"},{"type":"electronic","value":"9783642372919"}],"license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-37291-9_57","type":"book-chapter","created":{"date-parts":[[2013,4,15]],"date-time":"2013-04-15T10:32:16Z","timestamp":1366021936000},"page":"531-538","source":"Crossref","is-referenced-by-count":2,"title":["Enhancing a Layout-Aware Synthesis Methodology for Analog ICs by Embedding Statistical Knowledge into the Evolutionary Optimization Kernel"],"prefix":"10.1007","author":[{"given":"Frederico","family":"Rocha","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ricardo","family":"Martins","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nuno","family":"Louren\u00e7o","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nuno","family":"Horta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"3","key":"57_CR1","doi-asserted-by":"publisher","first-page":"317","DOI":"10.1049\/ip-cdt:20045116","volume":"152","author":"G.G.E. Gielen","year":"2005","unstructured":"Gielen, G.G.E.: CAD tools for embedded analogue circuits in mixed-signal integrated systems on chip. IEE Proceeding on Computers and Digital Techniques\u00a0152(3), 317\u2013332 (2005)","journal-title":"IEE Proceeding on Computers and Digital Techniques"},{"key":"57_CR2","unstructured":"International Technology Roadmap for Semiconductors 2012 Edition, \n                    \n                      http:\/\/public.itrs.net\/"},{"key":"57_CR3","doi-asserted-by":"crossref","unstructured":"Louren\u00e7o, N., Horta, N.: GENOM-POF: Multi-Objective Evolutionary Synthesis of Analog ICs with Corners Validation. In: GECCO 2012: Proceedings of the Fourteenth International Conference on Genetic and Evolutionary Computation Conference (July 2012)","DOI":"10.1145\/2330163.2330318"},{"key":"57_CR4","doi-asserted-by":"crossref","unstructured":"Deb, K., Pratap, A., Agarwal, S., Meyarivan, T.: A fast and elitist multiobjective genetic algorithm: NSGA-II. IEEE T. Evolut. Comput.\u00a06(2), 182\u2013197 (2002), doi: \n                    \n                      http:\/\/dx.doi.org\/10.1109\/4235.996017","DOI":"10.1109\/4235.996017"},{"issue":"6","key":"57_CR5","doi-asserted-by":"publisher","first-page":"1106","DOI":"10.1109\/JSSC.1987.1052861","volume":"22","author":"M.G.R. Degrauwe","year":"1987","unstructured":"Degrauwe, M.G.R., Nys, O., Dijkstra, E., et al.: IDAC an interactive design tool for analog CMOS circuits. IEEE Journal of Solid-State Circuits\u00a022(6), 1106\u20131116 (1987)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"57_CR6","doi-asserted-by":"crossref","unstructured":"del Mar Hershenson, M., Boyd, S.P., Lee, T.H.: GPCAD: a tool for CMOS op-amp synthesis. In: International Conference on Computer-Aided Design, Digest of Technical Papers of the IEEE\/ACM, November 8-12, pp. 296\u2013303 (1998)","DOI":"10.1145\/288548.288628"},{"key":"57_CR7","doi-asserted-by":"crossref","unstructured":"Kuo-Hsuan, M., Po-Cheng, P., Hung-Ming, C.: Integrated hierarchical synthesis of analog\/RF circuits with accurate performance mapping. In: International Symposium on Quality Electronic Design, Santa Clara, California, USA, March 14-16, pp. 1\u20138 (2011), doi:10.1109\/ISQED.2011.5770817","DOI":"10.1109\/ISQED.2011.5770817"},{"issue":"6","key":"57_CR8","doi-asserted-by":"publisher","first-page":"703","DOI":"10.1109\/43.848091","volume":"19","author":"R. Phelps","year":"2000","unstructured":"Phelps, R., Krasnicki, M., Rutenbar, R.A., et al.: Anaconda: simulation-based synthesis of analog circuits via stochastic pattern search. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a019(6), 703\u2013717 (2000)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"57_CR9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-12346-7","volume-title":"Analog circuits and systems optimization based on evolutionary computation techniques","author":"M.F.M. Barros","year":"2010","unstructured":"Barros, M.F.M., Guilherme, J.M.C., Horta, N.C.G.: Analog circuits and systems optimization based on evolutionary computation techniques. Springer, Berlin (2010)"},{"key":"57_CR10","unstructured":"Deniz, E., Dundar, G.: Hierarchical performance estimation of analog blocks using Pareto Fronts. In: Conference on Ph.D. Research in Microelectronics and Electronics Berlin, Germany, July 18-21, pp. 1\u20134 (2010)"},{"key":"57_CR11","doi-asserted-by":"crossref","unstructured":"Martins, R., Louren\u00e7o, N., Guilherme, J., Horta, N.: AIDA: Automated Analog IC Design Flow from Circuit Level to Layout. In: SMACD 2012, International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (September 2012)","DOI":"10.1109\/SMACD.2012.6339409"},{"key":"57_CR12","doi-asserted-by":"crossref","unstructured":"Martins, R., Lourenco, N., Horta, N.: LAYGEN II: Automatic Analog ICs Layout Generator based on a Template Approach. In: Proceedings of the Genetic and Evolutionary Computation Conference, Philadelphia, USA, July 7-11 (2012)","DOI":"10.1145\/2330163.2330319"},{"key":"57_CR13","volume-title":"Design and Analysis of Experiments","author":"D.C. Montgomery","year":"2001","unstructured":"Montgomery, D.C.: Design and Analysis of Experiments, 5th edn. John Wiley and Sons, New York (2001)","edition":"5"}],"container-title":["IFIP Advances in Information and Communication Technology","Technological Innovation for the Internet of Things"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-37291-9_57","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T13:58:30Z","timestamp":1558360710000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-37291-9_57"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642372902","9783642372919"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-37291-9_57","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2013]]}}}