{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T04:11:36Z","timestamp":1746072696886,"version":"3.40.4"},"publisher-location":"Berlin, Heidelberg","reference-count":6,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642372902"},{"type":"electronic","value":"9783642372919"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-37291-9_66","type":"book-chapter","created":{"date-parts":[[2013,4,15]],"date-time":"2013-04-15T14:32:16Z","timestamp":1366036336000},"page":"611-618","source":"Crossref","is-referenced-by-count":1,"title":["A Low-Voltage CMOS Buffer for RF Applications Based on a Fully-Differential Voltage-Combiner"],"prefix":"10.1007","author":[{"given":"S.","family":"Abdollahvand","sequence":"first","affiliation":[]},{"given":"R.","family":"Santos-Tavares","sequence":"additional","affiliation":[]},{"given":"Jo\u00e3o","family":"Goes","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"66_CR1","doi-asserted-by":"crossref","unstructured":"Tavares, R., Vaz, B., Goes, J., Paulino, N., Steiger-Garcao, A.: Design and optimization of low-voltage two-stage CMOS amplifiers with enhanced performance. In: IEEE Int. Symp. Circuits and Systems (ISCAS 2003), vol.\u00a01, pp. I-197\u2013I-200 (2003)","DOI":"10.1109\/ISCAS.2003.1205534"},{"key":"66_CR2","doi-asserted-by":"crossref","unstructured":"Carmona, J., Cortadella, J., Kishinevsky, M., Taubin, A.: Elastic Circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)\u00a028(10) (2009)","DOI":"10.1109\/TCAD.2009.2030436"},{"key":"66_CR3","doi-asserted-by":"crossref","unstructured":"Leyn, F., Daems, W., Gielen, G., Sansen, W.: A behavioral signal path modeling methodology for qualitative insight in and efficient sizing of CMOS opamps. In: CAD, Dig. of Tech. Papers, pp. 374\u2013381 (1997)","DOI":"10.1109\/ICCAD.1997.643563"},{"key":"66_CR4","doi-asserted-by":"crossref","unstructured":"Leuciuc, A., Zhang, Y.: A highly linear low-voltage MOS transconductor. In: IEEE Int. Symp. Circuits and Systems (ISCAS 2002), vol.\u00a03, pp. III-735\u2013III-738 (2002)","DOI":"10.1109\/ISCAS.2002.1010329"},{"key":"66_CR5","doi-asserted-by":"crossref","unstructured":"El Mourabit, A., Sbaa, M.H., Alaoui-Ismaili, Z., Lahjomri, F.: A CMOS Transconductor with High Linear Range. In: ICECS 2007, pp. 1131\u20131134 (2007)","DOI":"10.1109\/ICECS.2007.4511194"},{"issue":"10","key":"66_CR6","first-page":"937","volume":"48","author":"K.-C. Kuo","year":"2001","unstructured":"Kuo, K.-C., Leuciuc, A.: A linear MOS transconductor using source degeneration and adaptive biasing. IEEE TCAS II: Analog and Digital Signal Processing\u00a048(10), 937\u2013943 (2001)","journal-title":"IEEE TCAS II: Analog and Digital Signal Processing"}],"container-title":["IFIP Advances in Information and Communication Technology","Technological Innovation for the Internet of Things"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-37291-9_66","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T04:47:14Z","timestamp":1745988434000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-37291-9_66"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642372902","9783642372919"],"references-count":6,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-37291-9_66","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2013]]}}}