{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T16:44:17Z","timestamp":1725727457068},"publisher-location":"Berlin, Heidelberg","reference-count":29,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642386305"},{"type":"electronic","value":"9783642386312"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-38631-2_30","type":"book-chapter","created":{"date-parts":[[2013,5,27]],"date-time":"2013-05-27T04:37:49Z","timestamp":1369629469000},"page":"405-423","source":"Crossref","is-referenced-by-count":0,"title":["Performance Prediction Model for Block Ciphers on GPU Architectures"],"prefix":"10.1007","author":[{"given":"Naoki","family":"Nishikawa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keisuke","family":"Iwai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hidema","family":"Tanaka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takakazu","family":"Kurokawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"30_CR1","unstructured":"Cryptography Research and Evaluation Committees, \n                      \n                        http:\/\/www.cryptrec.go.jp\/english\/index.html"},{"key":"30_CR2","unstructured":"New European Schemes for Signatures, Integrity and Encryption, \n                      \n                        https:\/\/www.cosic.esat.kuleuven.be\/nessie\/"},{"key":"30_CR3","unstructured":"NVIDIA Corp.: NVIDIA CUDA Programming Guide 4.2 (2012)"},{"key":"30_CR4","unstructured":"NVIDIA Corp.: Profiler User\u2019s Guide (2012)"},{"key":"30_CR5","unstructured":"Khronos Group: Open Compute Language, \n                      \n                        http:\/\/www.khronos.org\/"},{"key":"30_CR6","unstructured":"National Institute of Standards and Technology (NIST): FIPS-197 Advanced Encryption Standard, AES (2001)"},{"key":"30_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"39","DOI":"10.1007\/3-540-44983-3_4","volume-title":"Selected Areas in Cryptography","author":"K. Aoki","year":"2001","unstructured":"Aoki, K., Ichikawa, T., Kanda, M., Matsui, M., Moriai, S., Nakajima, J., Tokita, T.: Camellia: A 128-bit block cipher suitable for multiple platforms - design and analysis. In: Stinson, D.R., Tavares, S. (eds.) SAC 2000. LNCS, vol.\u00a02012, pp. 39\u201356. Springer, Heidelberg (2001)"},{"key":"30_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"312","DOI":"10.1007\/3-540-45473-X_26","volume-title":"Fast Software Encryption","author":"T. Shimoyama","year":"2002","unstructured":"Shimoyama, T., Yanami, H., Yokoyama, K., Takenaka, M., Itoh, K., Yajima, J., Torii, N., Tanaka, H.: The Block Cipher SC2000. In: Matsui, M. (ed.) FSE 2001. LNCS, vol.\u00a02355, pp. 312\u2013327. Springer, Heidelberg (2002)"},{"key":"30_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"341","DOI":"10.1007\/11799313_22","volume-title":"Fast Software Encryption","author":"M. Matsui","year":"2006","unstructured":"Matsui, M.: How far can we go on the x64 processors? In: Robshaw, M. (ed.) FSE 2006. LNCS, vol.\u00a04047, pp. 341\u2013358. Springer, Heidelberg (2006)"},{"key":"30_CR10","unstructured":"NVIDIA Corp.: NVIDIA Nsight Visual Studio Edition 2.2 User Guide (2011)"},{"key":"30_CR11","unstructured":"NVIDIA Corp.: cuobjdump Application Note version 03 (2011)"},{"key":"30_CR12","doi-asserted-by":"crossref","unstructured":"Kothapalli, K., Mukherjee, R., Rehman, M.S., Patidar, S., Narayanan, P.J., Srinathan, K.: A performance prediction model for the cuda gpgpu platform. In: Yang, Y., Parashar, M., Muralidhar, R., Prasanna, V.K. (eds.) HiPC, pp. 463\u2013472. IEEE (2009)","DOI":"10.1109\/HIPC.2009.5433179"},{"key":"30_CR13","doi-asserted-by":"crossref","unstructured":"Guo, P., Wang, L.: Accurate cuda performance modeling for sparse matrix-vector multiplication. In: HPCS, pp. 496\u2013502 (2012)","DOI":"10.1109\/HPCSim.2012.6266964"},{"key":"30_CR14","doi-asserted-by":"publisher","first-page":"152","DOI":"10.1145\/1555754.1555775","volume-title":"Proceedings of the 36th Annual International Symposium on Computer Architecture, ISCA 2009","author":"S. Hong","year":"2009","unstructured":"Hong, S., Kim, H.: An analytical model for a gpu architecture with memory-level and thread-level parallelism awareness. In: Proceedings of the 36th Annual International Symposium on Computer Architecture, ISCA 2009, pp. 152\u2013163. ACM, New York (2009)"},{"key":"30_CR15","doi-asserted-by":"crossref","unstructured":"Zhang, Y., Owens, J.D.: A quantitative performance analysis model for gpu architectures. In: HPCA, pp. 382\u2013393 (2011)","DOI":"10.1109\/HPCA.2011.5749745"},{"key":"30_CR16","unstructured":"van der Laan, W.J.: Decuda and Cudasm, the cubin utilities package (2009), \n                      \n                        https:\/\/github.com\/laanwj\/decuda"},{"key":"30_CR17","doi-asserted-by":"crossref","unstructured":"Collange, S., Daumas, M., Defour, D., Parello, D.: Barra: A parallel functional simulator for gpgpu. In: MASCOTS, pp. 351\u2013360. IEEE (2010)","DOI":"10.1109\/MASCOTS.2010.43"},{"key":"30_CR18","doi-asserted-by":"crossref","unstructured":"Baghsorkhi, S.S., Delahaye, M., Patel, S.J., Gropp, W.D., Hwu, W.-M.W.: An adaptive performance modeling tool for gpu architectures. In: PPOPP, pp. 105\u2013114 (2010)","DOI":"10.1145\/1837853.1693470"},{"key":"30_CR19","unstructured":"NVIDIA Corp.: OpenCL Programming Guide for the CUDA Architecture (2012)"},{"key":"30_CR20","unstructured":"NVIDIA Corp.: Whitepaper for NVIDIA\u2019s Fermi Architecture (2009)"},{"key":"30_CR21","unstructured":"AMD Corp.: Reference Guide of Southern Islands Series Instruction Set Architecture (2012)"},{"key":"30_CR22","unstructured":"AMD Corp.: AMD Accelerated Parallel Processing OpenCL Programming Guide rev. 2.4 (2012)"},{"key":"30_CR23","unstructured":"The IEEE Security in Storage Working Group: XTS block cipher-based mode (XEX-based tweaked-codebook mode with ciphertext stealing), \n                      \n                        http:\/\/siswg.net\/"},{"key":"30_CR24","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"75","DOI":"10.1007\/978-3-642-13858-4_5","volume-title":"Fast Software Encryption","author":"D.A. Osvik","year":"2010","unstructured":"Osvik, D.A., Bos, J.W., Stefan, D., Canright, D.: Fast software AES encryption. In: Hong, S., Iwata, T. (eds.) FSE 2010. LNCS, vol.\u00a06147, pp. 75\u201393. Springer, Heidelberg (2010)"},{"key":"30_CR25","doi-asserted-by":"crossref","unstructured":"Biagio, A.D., Barenghi, A., Agosta, G., Pelosi, G.: Design of a parallel AES for graphics hardware using the CUDA framework. In: International Parallel and Distributed Processing Symposium, pp. 1\u20138 (2009)","DOI":"10.1109\/IPDPS.2009.5161242"},{"key":"30_CR26","unstructured":"Resios, A., Holdermans: GPU performance prediction using parametrized models. Master Thesis of Utrecht University (2009)"},{"key":"30_CR27","doi-asserted-by":"crossref","unstructured":"Wong, H., Papadopoulou, M.M., Sadooghi-Alvandi, M., Moshovos, A.: Demystifying gpu microarchitecture through microbenchmarking. In: 2010 IEEE International Symposium on Performance Analysis of Systems Software, ISPASS, pp. 235\u2013246 (2010)","DOI":"10.1109\/ISPASS.2010.5452013"},{"key":"30_CR28","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"260","DOI":"10.1007\/BFb0052352","volume-title":"Fast Software Encryption","author":"E. Biham","year":"1997","unstructured":"Biham, E.: A fast new DES implementation in software. In: Biham, E. (ed.) FSE 1997. LNCS, vol.\u00a01267, pp. 260\u2013272. Springer, Heidelberg (1997)"},{"key":"30_CR29","doi-asserted-by":"crossref","unstructured":"Agosta, G., Barenghi, A., De Santis, F., Pelosi, G.: Record setting software implementation of des using cuda. In: Proceedings of the 2010 Seventh International Conference on Information Technology: New Generations, ITNG 2010, pp. 748\u2013755 (2010)","DOI":"10.1109\/ITNG.2010.43"}],"container-title":["Lecture Notes in Computer Science","Network and System Security"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-38631-2_30","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,13]],"date-time":"2019-05-13T07:13:02Z","timestamp":1557731582000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-38631-2_30"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642386305","9783642386312"],"references-count":29,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-38631-2_30","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}