{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T16:11:03Z","timestamp":1746115863153,"version":"3.40.4"},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642387173"},{"type":"electronic","value":"9783642387180"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-38718-0_30","type":"book-chapter","created":{"date-parts":[[2013,5,24]],"date-time":"2013-05-24T00:57:50Z","timestamp":1369357070000},"page":"300-313","source":"Crossref","is-referenced-by-count":0,"title":["Software Transactional Memory, OpenMP and Pthread Implementations of the Conjugate Gradients Method \u2013 A Preliminary Evaluation"],"prefix":"10.1007","author":[{"given":"Vincent","family":"Heuveline","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sven","family":"Janko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wolfgang","family":"Karl","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bj\u00f6rn","family":"Rocker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin","family":"Schindewolf","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"30_CR1","doi-asserted-by":"crossref","unstructured":"Strzodka, R., G\u00f6ddeke, D.: Pipelined Mixed Precision Algorithms on FPGAs for Fast and Accurate PDE Solvers from Low Precision Components. In: IEEE Proceedings on Field-Programmable Custom Computing Machines (2006)","DOI":"10.1109\/FCCM.2006.57"},{"key":"30_CR2","unstructured":"Bienia, C.: Benchmarking Modern Multiprocessors. Princeton University (January 2011)"},{"key":"30_CR3","doi-asserted-by":"publisher","first-page":"917","DOI":"10.1145\/882262.882364","volume":"22","author":"J. Bolz","year":"2003","unstructured":"Bolz, J., Farmer, I., Grinspun, E., Schr\u00f6der, P.: Sparse matrix solvers on the GPU: conjugate gradients and multigrid. ACM Transactions on Graphics\u00a022, 917\u2013924 (2003)","journal-title":"ACM Transactions on Graphics"},{"key":"30_CR4","unstructured":"Goodnight, N., Lewin, G., Luebke, D., Skadron, K.: A multigrid solver for boundary-value problems using programmable graphics hardware. In: Eurographics\/SIGGRAPH Workshop on Graphics Hardware, pp. 102\u2013111 (2003)"},{"key":"30_CR5","doi-asserted-by":"crossref","unstructured":"Saad, Y.: Iterative Methods for Sparse Linear Systems (2003)","DOI":"10.1137\/1.9780898718003"},{"key":"30_CR6","unstructured":"OpenMP Architecture Review Board: OpenMP Application Program Interface. Version 3.1 (July 2011), http:\/\/www.openmp.org\/mp-documents\/OpenMP3.1.pdf"},{"key":"30_CR7","unstructured":"Butenhof, D.: Programming with POSIX threads. Addison-Wesley Longman Publishing Co., Inc. (1997)"},{"key":"30_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1007\/978-3-642-31202-1_3","volume-title":"Multicore Software Engineering, Performance, and Tools","author":"C. Christmann","year":"2012","unstructured":"Christmann, C., Hebisch, E., Weisbecker, A.: Oversubscription of Computational Resources on Multicore Desktop Systems. In: Pankratius, V., Philippsen, M. (eds.) MSEPT 2012. LNCS, vol.\u00a07303, pp. 18\u201329. Springer, Heidelberg (2012)"},{"key":"30_CR9","doi-asserted-by":"crossref","unstructured":"Felber, P., Fetzer, C., Marlier, P., Riegel, T.: Time-Based Software Transactional Memory (2010)","DOI":"10.1109\/TPDS.2010.49"},{"key":"30_CR10","doi-asserted-by":"crossref","unstructured":"Felber, P., Fetzer, C., Riegel, T.: Dynamic performance tuning of word-based software transactional memory. In: Proceedings of the 13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (2008)","DOI":"10.1145\/1345206.1345241"},{"key":"30_CR11","doi-asserted-by":"crossref","unstructured":"Larus, J., Rajwar, R.: Transactional Memory. Synthesis Lectures on Computer Architecture. Morgan & Claypool Publishers (2007)","DOI":"10.2200\/S00070ED1V01Y200611CAC002"},{"key":"30_CR12","unstructured":"Lev, Y., Luchangco, V., Marathe, V., Moir, M., Nussbaum, D., Olszewski, M.: Anatomy of a Scalable Software Transactional Memory. In: Workshop on Transactional Computing TRANSACT 2009 (February 2009)"},{"key":"30_CR13","doi-asserted-by":"crossref","unstructured":"Saha, B., Adl-Tabatabai, A., Hudson, R., Minh, C., Hertzberg, B.: McRT-STM: a high performance software transactional memory system for a multi-core runtime. In: PPoPP 2006: Proceedings of the Eleventh ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pp. 187\u2013197 (2006) ISBN 1-59593-189-9","DOI":"10.1145\/1122971.1123001"},{"key":"30_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"194","DOI":"10.1007\/11864219_14","volume-title":"Distributed Computing","author":"D. Dice","year":"2006","unstructured":"Dice, D., Shalev, O., Shavit, N.: Transactional Locking II. In: Dolev, S. (ed.) DISC 2006. LNCS, vol.\u00a04167, pp. 194\u2013208. Springer, Heidelberg (2006)"},{"issue":"5","key":"30_CR15","doi-asserted-by":"publisher","first-page":"46","DOI":"10.1145\/1454456.1454466","volume":"6","author":"C. Cascaval","year":"2008","unstructured":"Cascaval, C., Blundell, C., Michael, M., Cain, H.W., Wu, P., Chiras, S., Chatterjee, S.: Software Transactional Memory: Why is it Only a Research Toy? Queue\u00a06(5), 46\u201358 (2008) ISSN 1542-7730","journal-title":"Queue"},{"key":"30_CR16","unstructured":"Lev, Y., Moir, M., Nussbaum, D.: PhTM: Phased Transactional Memory. In: TRANSACT 2007: 2nd Workshop on Transactional Computing (August 2007)"},{"issue":"2","key":"30_CR17","doi-asserted-by":"publisher","first-page":"289","DOI":"10.1145\/173682.165164","volume":"21","author":"M. Herlihy","year":"1993","unstructured":"Herlihy, M., Moss, E.: Transactional memory: architectural support for lock-free data structures. SIGARCH Comput. Archit. News\u00a021(2), 289\u2013300 (1993) ISSN 0163-5964","journal-title":"SIGARCH Comput. Archit. News"},{"key":"30_CR18","doi-asserted-by":"crossref","unstructured":"Christie, D., Chung, J., Diestelhorst, S., Hohmuth, M., Pohlack, M., Fetzer, C., Nowack, M., Riegel, T., Felber, P., Marlier, P., Rivi\u00e8re, E.: Evaluation of AMD\u2019s advanced synchronization facility within a complete transactional memory stack. In: EuroSys 2010: Proceedings of the 5th European Conference on Computer Systems, pp. 27\u201340 (2010) ISBN 978-1-60558-577-2","DOI":"10.1145\/1755913.1755918"},{"key":"30_CR19","doi-asserted-by":"crossref","unstructured":"Damron, P., Fedorova, A., Lev, Y., Luchangco, V., Moir, M., Nussbaum, D.: Hybrid transactional memory. In: ASPLOS-XII: Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 336\u2013346 (2006) ISBN 1-59593-451-0","DOI":"10.1145\/1168857.1168900"},{"key":"30_CR20","doi-asserted-by":"crossref","unstructured":"Yen, L., Bobba, J., Marty, M., Moore, K., Volos, H., Hill, M., Swift, M., Wood, D.: LogTM-SE: Decoupling Hardware Transactional Memory from Caches. In: IEEE 13th International Symposium on High Performance Computer Architecture (HPCA), pp. 261\u2013272 (February 2007) ISBN 1-4244-0804-0","DOI":"10.1109\/HPCA.2007.346204"},{"key":"30_CR21","doi-asserted-by":"crossref","unstructured":"Hammond, L., Wong, V., Chen, M., Carlstrom, B., Davis, J., Hertzberg, B., Prabhu, M., Wijaya, H., Kozyrakis, C., Olukotun, K.: Transactional Memory Coherence and Consistency. In: Proceedings of the 31st Annual International Symposium on Computer Architecture, p. 102. IEEE Computer Society (June 2004)","DOI":"10.1145\/1028176.1006711"},{"key":"30_CR22","doi-asserted-by":"crossref","unstructured":"Yoo, R., Ni, Y., Welc, A., Saha, B., Adl-Tabatabai, A., Lee, H.: Kicking the tires of software transactional memory: why the going gets tough. In: SPAA 2008: Proceedings of the Twentieth Annual Symposium on Parallelism in Algorithms and Architectures, pp. 265\u2013274 (2008) ISBN 978-1-59593-973-9","DOI":"10.1145\/1378533.1378582"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing for Computational Science - VECPAR 2012"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-38718-0_30","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T11:14:56Z","timestamp":1746011696000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-38718-0_30"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642387173","9783642387180"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-38718-0_30","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}