{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T17:57:36Z","timestamp":1725731856682},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642388521"},{"type":"electronic","value":"9783642388538"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-38853-8_16","type":"book-chapter","created":{"date-parts":[[2013,6,13]],"date-time":"2013-06-13T14:39:00Z","timestamp":1371134340000},"page":"171-180","source":"Crossref","is-referenced-by-count":2,"title":["Automated Identification of Performance Bottleneck on Embedded Systems for Design Space Exploration"],"prefix":"10.1007","author":[{"given":"Yuki","family":"Ando","sequence":"first","affiliation":[]},{"given":"Seiya","family":"Shibata","sequence":"additional","affiliation":[]},{"given":"Shinya","family":"Honda","sequence":"additional","affiliation":[]},{"given":"Hiroyuki","family":"Tomiyama","sequence":"additional","affiliation":[]},{"given":"Hiroaki","family":"Takada","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"16_CR1","doi-asserted-by":"crossref","unstructured":"D\u00f6mer, R., Gerstlauer, A., Peng, J., Shin, D., Cai, L., Yu, H., Abdi, S., Gajski, D.D.: System-on-Chip Environment: A SpecC-Based Framework for Heterogeneous MPSoC Design. EURASIP Journal on Embedded Systems (2008)","DOI":"10.1155\/2008\/647953"},{"key":"16_CR2","doi-asserted-by":"crossref","unstructured":"Ha, S., Kim, S., Lee, C., Yi, Y., Kwon, S., Joo, Y.P.: PeaCE: A Hardware-Software Codesign Environment for Multimedia Embedded Systems. ACM Trans. Design Automation of Electronic Systems (2007)","DOI":"10.1145\/1255456.1255461"},{"key":"16_CR3","doi-asserted-by":"crossref","unstructured":"Gao, F., Sair, S.: Long term Performance Bottleneck Analysis and Prediction. In: International Conference on Computer Design, pp. 3\u20139 (2006)","DOI":"10.1109\/ICCD.2006.4380786"},{"key":"16_CR4","doi-asserted-by":"crossref","unstructured":"Del Valle, P.G., Atienza, D., Magan, I., Flores, J.G., Perez, E.A., Mendias, J.M., Benini, L., Micheli, G.D.: A complete multi-processor system-on-chip FPGA-based emulation framework. In: International Conference on Very Large Scale Integration, pp. 140\u2013145 (2006)","DOI":"10.1109\/VLSISOC.2006.313218"},{"key":"16_CR5","doi-asserted-by":"publisher","first-page":"181","DOI":"10.1504\/IJES.2008.020299","volume":"3","author":"A.D. Pimentel","year":"2008","unstructured":"Pimentel, A.D.: The Artemis workbench for system-level performance evaluation of embedded systems. International Journal of Embedded Systems\u00a03, 181\u2013196 (2008)","journal-title":"International Journal of Embedded Systems"},{"key":"16_CR6","doi-asserted-by":"crossref","unstructured":"Balarin, F., Watanabe, Y., Hsieh, H., Lavagno, L., Passerone, C., SangiovanniVincentelli, A.: Metoropolis: An Integrated Electronic System Design Environment. Computer (2003)","DOI":"10.1109\/MC.2003.1193228"},{"key":"16_CR7","doi-asserted-by":"crossref","unstructured":"Ueda, K., Sakanushi, K., Takeuchi, K., Imai, M.: Architecture-level performance estimation method based on system-level profiling. In: Computers & Digital Techniques, pp. 12\u201319 (2005)","DOI":"10.1049\/ip-cdt:20045057"},{"key":"16_CR8","doi-asserted-by":"publisher","first-page":"157","DOI":"10.1007\/s10617-006-9589-4","volume":"10","author":"T. Wild","year":"2005","unstructured":"Wild, T., Herkersdorf, A., Lee, G.Y.: TAPES - Trace-based architecture performance evaluation with SystemC. Design Automation for Embedded Systems\u00a010, 157\u2013179 (2005)","journal-title":"Design Automation for Embedded Systems"},{"key":"16_CR9","doi-asserted-by":"publisher","first-page":"242","DOI":"10.2197\/ipsjjip.17.242","volume":"17","author":"Y. Hara","year":"2009","unstructured":"Hara, Y., Tomiyama, H., Honda, S., Takada, H.: Proposal and Quantitative Analysis of the CHStone Benchmark Program Suite for Practical C-based High-level Synthesis. Journal of Information Processing\u00a017, 242\u2013254 (2009)","journal-title":"Journal of Information Processing"},{"key":"16_CR10","doi-asserted-by":"crossref","unstructured":"Shibata, S., Honda, S., Tomiyama, H., Takada, H.: Advanced SystemBuilder: A Tool Set for Multiprocessor Design Space Exploration. In: International SoC Design Conference, pp. 79\u201382 (2010)","DOI":"10.1109\/SOCDC.2010.5682967"},{"key":"16_CR11","unstructured":"Altera Corporation, \n                    \n                      http:\/\/www.altera.com\/"},{"key":"16_CR12","doi-asserted-by":"publisher","first-page":"44","DOI":"10.2197\/ipsjtsldm.5.44","volume":"5","author":"S. Shibata","year":"2012","unstructured":"Shibata, S., Ando, Y., Honda, S., Tomiyama, H., Takada, H.: A Fast Performance Estimation Framework for System-Level Design Space Exploration. IPSJ Transactions on System LSI Design Methodology\u00a05, 44\u201355 (2012)","journal-title":"IPSJ Transactions on System LSI Design Methodology"}],"container-title":["IFIP Advances in Information and Communication Technology","Embedded Systems: Design, Analysis and Verification"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-38853-8_16","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,14]],"date-time":"2019-05-14T04:04:01Z","timestamp":1557806641000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-38853-8_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642388521","9783642388538"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-38853-8_16","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2013]]}}}