{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T16:42:32Z","timestamp":1725727352294},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642388644"},{"type":"electronic","value":"9783642388651"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-38865-1_30","type":"book-chapter","created":{"date-parts":[[2013,5,27]],"date-time":"2013-05-27T01:42:02Z","timestamp":1369618922000},"page":"290-299","source":"Crossref","is-referenced-by-count":1,"title":["Simple Communication with FPGA Device over Ethernet Interface"],"prefix":"10.1007","author":[{"given":"Marcin","family":"Kucharczyk","sequence":"first","affiliation":[]},{"given":"Grzegorz","family":"Dziwoki","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"6","key":"30_CR1","doi-asserted-by":"publisher","first-page":"165","DOI":"10.1109\/4234.681360","volume":"2","author":"M.C. Davey","year":"1998","unstructured":"Davey, M.C., MacKay, D.: Low-Density Parity Check Codes over GF(q). IEEE Comunications Letters\u00a02(6), 165\u2013167 (1998)","journal-title":"IEEE Comunications Letters"},{"key":"30_CR2","doi-asserted-by":"crossref","unstructured":"Su\u0142ek, W., Dziwoki, G., Kucharczyk, M.: GF(q) LDPC decoder design for FPGA implementation. In: 10th Annual IEEE Consumer Communications and Networking Conference, Las Vegas, pp. 445\u2013450 (2013)","DOI":"10.1109\/CCNC.2013.6488484"},{"issue":"2","key":"30_CR3","doi-asserted-by":"crossref","first-page":"149","DOI":"10.2478\/v10175-011-0019-9","volume":"59","author":"W. Su\u0142ek","year":"2011","unstructured":"Su\u0142ek, W.: Pipeline processing in low-density parity-check codes hardware decoder. Bulletin of the Polish Academy of Sciences Technical Sciences\u00a059(2), 149\u2013155 (2011)","journal-title":"Bulletin of the Polish Academy of Sciences Technical Sciences"},{"key":"30_CR4","doi-asserted-by":"crossref","unstructured":"Falcao, G., et al.: Shortening design time through multiplatform simulations with a\u00a0portable OpenCL golden-model: the LDPC decoder case. In: 20th IEEE International Symposium on Field-Programmable Custom Computing Machines, pp. 224\u2013231 (2012)","DOI":"10.1109\/FCCM.2012.46"},{"key":"30_CR5","unstructured":"Xilinx Inc.: ML605 Hardware User Guide. UG534 (v1.8) (October 2012), \n                  \n                    http:\/\/www.xilinx.com\/support\/documentation\/boards_and_kits\/ug534.pdf"},{"key":"30_CR6","unstructured":"Xilinx Inc.: Virtex-6 FPGA Embedded Tri-Mode Ethernet MAC \u2013 User Guide. UG368 (v1.3) (March 2011), \n                  \n                    http:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug368.pdf"},{"key":"30_CR7","unstructured":"IEEE Computer Society: IEEE Std 802.3-2008 \u2013 Part 3: Carrier sense multiple access with Collision Detection (CSMA\/CD) Access Method and Physical Layer Specifications. New York, USA (2008), \n                  \n                    http:\/\/standards.ieee.org\/about\/get\/802\/802.3.html"},{"key":"30_CR8","unstructured":"Sarangi, A., MacMahon, S.: LightWeight IP (lwIP) Application Examples. XAPP1026 (v3.2) (October 2012), \n                  \n                    http:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp1026.pdf"},{"key":"30_CR9","unstructured":"1-CORE Technologies: Soft CPU Cores for FPGA, \n                  \n                    http:\/\/www.1-core.com\/library\/digital\/soft-cpu-cores\/"},{"key":"30_CR10","unstructured":"Dollas, A., Ermis, I., Koidis, I., Zisis, I., Kachris, C.: An Open TCP\/IP Core for Reconfigurable Logic. In: 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, pp. 297\u2013298 (2005)"},{"key":"30_CR11","doi-asserted-by":"crossref","unstructured":"L\u00f6fgren, A., Lodesten, L., Sj\u00f6holm, S., Hansson, H.: An analysis of FPGA-based UDP\/IP stack parallelism for embedded Ethernet connectivity. In: 23rd IEEE NORCHIP Conference, 94\u201397. Oulu, Finland, pp. 94\u201397 (2005)","DOI":"10.1109\/NORCHP.2005.1596997"},{"key":"30_CR12","doi-asserted-by":"crossref","unstructured":"Alachiotis, N., Berger, S.A., Stamatakis, A.: Effcient PC-FPGA Communication over Gigabit Ethernet. In: 10th IEEE International Conference on Computer and Information Technology, Bradford, UK, pp. 1727\u20131734 (2010)","DOI":"10.1109\/CIT.2010.302"},{"key":"30_CR13","unstructured":"Riverbed Technology: WinPcap \u2013 The industry-standard windows packet capture library, \n                  \n                    http:\/\/www.winpcap.org\/"},{"key":"30_CR14","unstructured":"Riverbed Technology: Wireshark \u2013 The world\u2019s foremost network protocol analyzer, \n                  \n                    http:\/\/www.wireshark.org\/"}],"container-title":["Communications in Computer and Information Science","Computer Networks"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-38865-1_30","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,13]],"date-time":"2019-05-13T07:13:58Z","timestamp":1557731638000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-38865-1_30"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642388644","9783642388651"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-38865-1_30","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2013]]}}}