{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T22:16:25Z","timestamp":1772057785983,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783642389856","type":"print"},{"value":"9783642389863","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-38986-3_18","type":"book-chapter","created":{"date-parts":[[2013,6,29]],"date-time":"2013-06-29T00:54:03Z","timestamp":1372467243000},"page":"221-233","source":"Crossref","is-referenced-by-count":21,"title":["Reducing the Depth of Quantum Circuits Using Additional Circuit Lines"],"prefix":"10.1007","author":[{"given":"Nabila","family":"Abdessaied","sequence":"first","affiliation":[]},{"given":"Robert","family":"Wille","sequence":"additional","affiliation":[]},{"given":"Mathias","family":"Soeken","sequence":"additional","affiliation":[]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"18_CR1","doi-asserted-by":"crossref","unstructured":"Fazel, K., Thornton, M., Rice, J.: ESOP-based toffoli gate cascade generation. In: Pacific Rim Conference on Communications, Computers and Signal Processing, PacRim 2007, pp. 206\u2013209 (2007)","DOI":"10.1109\/PACRIM.2007.4313212"},{"key":"18_CR2","doi-asserted-by":"crossref","unstructured":"Miller, D.M., Maslov, D., Dueck, G.W.: A transformation based algorithm for reversible logic synthesis. In: Design Automation Conf., pp. 318\u2013323 (2003)","DOI":"10.1145\/775832.775915"},{"key":"18_CR3","doi-asserted-by":"crossref","unstructured":"Wille, R., Drechsler, R.: BDD-based synthesis of reversible logic for large functions. In: Design Automation Conf., pp. 270\u2013275 (2009)","DOI":"10.1145\/1629911.1629984"},{"key":"18_CR4","doi-asserted-by":"crossref","unstructured":"Soeken, M., Wille, R., Otterstedt, C., Drechsler, R.: A synthesis flow for sequential reversible circuits. In: Int\u2019l Symposium on Multiple-Valued Logic, pp. 299\u2013304 (2012)","DOI":"10.1109\/ISMVL.2012.72"},{"key":"18_CR5","doi-asserted-by":"crossref","unstructured":"Soeken, M., Wille, R., Hilken, C., Przigoda, N., Drechsler, R.: Synthesis of reversible circuits with minimal lines for large functions. In: ASP Design Automation Conf., pp. 85\u201392 (2012)","DOI":"10.1109\/ASPDAC.2012.6165069"},{"key":"18_CR6","first-page":"3457","volume":"52","author":"A. Barenco","year":"1995","unstructured":"Barenco, A., Bennett, C.H., Cleve, R., DiVinchenzo, D., Margolus, N., Shor, P., Sleator, T., Smolin, J., Weinfurter, H.: Elementary gates for quantum computation. The American Physical Society\u00a052, 3457\u20133467 (1995)","journal-title":"The American Physical Society"},{"key":"18_CR7","doi-asserted-by":"crossref","unstructured":"Arabzadeh, M., Saheb Zamani, M., Sedighi, M., Saeedi, M.: Depth-optimized reversible circuit synthesis. Quantum Information Processing, 1\u201323 (2012)","DOI":"10.1007\/s11128-012-0482-8"},{"issue":"3","key":"18_CR8","doi-asserted-by":"publisher","first-page":"436","DOI":"10.1109\/TCAD.2007.911334","volume":"27","author":"D. Maslov","year":"2008","unstructured":"Maslov, D., Dueck, G., Miller, D., Negrevergne, C.: Quantum circuit simplification and level compaction. Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a027(3), 436\u2013444 (2008)","journal-title":"Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"18_CR9","doi-asserted-by":"crossref","unstructured":"Bocharov, A., Svore, K.M.: A depth-optimal canonical form for single-qubit quantum circuits arXiv preprint arXiv:1206.3223 (2012)","DOI":"10.1103\/PhysRevLett.109.190501"},{"key":"18_CR10","doi-asserted-by":"crossref","unstructured":"Amy, M., Maslov, D., Mosca, M., Roetteler, M.: A meet-in-the-middle algorithm for fast synthesis of depth-optimal quantum circuits arXiv preprint arXiv:1206.0758 (2012)","DOI":"10.1109\/TCAD.2013.2244643"},{"key":"18_CR11","unstructured":"Arabzadeh, M., Zamani, M., Sedighi, M., Saeedi, M.: Logical-depth-oriented reversible logic synthesis. In: Int\u2019l Workshop on Logic and Synthesis (2011)"},{"key":"18_CR12","series-title":"LNCS","doi-asserted-by":"publisher","first-page":"632","DOI":"10.1007\/3-540-10003-2_104","volume-title":"Automata, Languages and Programming","author":"T. Toffoli","year":"1980","unstructured":"Toffoli, T.: Reversible computing. In: de Bakker, J., van Leeuwen, J. (eds.) Automata, Languages and Programming. LNCS, vol.\u00a085, pp. 632\u2013644. Springer, Heidelberg (1980)"},{"issue":"6","key":"18_CR13","doi-asserted-by":"publisher","first-page":"710","DOI":"10.1109\/TCAD.2003.811448","volume":"22","author":"V.V. Shende","year":"2003","unstructured":"Shende, V.V., Prasad, A.K., Markov, I.L., Hayes, J.P.: Synthesis of reversible logic circuits. Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a022(6), 710\u2013722 (2003)","journal-title":"Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"18_CR14","unstructured":"Nielsen, M., Chuang, I.: Quantum Computation and Quantum Information. Cambridge Univ. Press (2000)"},{"key":"18_CR15","doi-asserted-by":"crossref","unstructured":"Miller, D.M., Wille, R., Sasanian, Z.: Elementary quantum gate realizations for multiple-control Toffolli gates. In: Int\u2019l Symp. on Multi-Valued Logic, pp. 217\u2013222 (May 2011)","DOI":"10.1109\/ISMVL.2011.54"},{"issue":"1","key":"18_CR16","doi-asserted-by":"publisher","first-page":"31","DOI":"10.1145\/1126257.1126259","volume":"2","author":"R.V. Meter","year":"2006","unstructured":"Meter, R.V., Oskin, M.: Architectural implications of quantum computing technologies. J. Emerg. Technol. Comput. Syst.\u00a02(1), 31\u201363 (2006)","journal-title":"J. Emerg. Technol. Comput. Syst."},{"key":"18_CR17","doi-asserted-by":"crossref","unstructured":"Miller, D.M., Wille, R., Drechsler, R.: Reducing reversible circuit cost by adding lines. In: Int\u2019l Symp. on Multi-Valued Logic, pp. 217\u2013222 (2010)","DOI":"10.1109\/ISMVL.2010.48"},{"key":"18_CR18","unstructured":"Zahra, S.: Technology Mapping and Optimization for Reversible and Quantum. PhD thesis, University of Victoria (2012)"},{"key":"18_CR19","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"64","DOI":"10.1007\/978-3-642-29517-1_6","volume-title":"Reversible Computation","author":"M. Soeken","year":"2012","unstructured":"Soeken, M., Frehse, S., Wille, R., Drechsler, R.: Revkit: an open source toolkit for the design of reversible circuits. In: De Vos, A., Wille, R. (eds.) RC 2011. LNCS, vol.\u00a07165, pp. 64\u201376. Springer, Heidelberg (2012), RevKit is available at http:\/\/www.revkit.org"},{"key":"18_CR20","doi-asserted-by":"crossref","unstructured":"Wille, R., Gro\u00dfe, D., Teuber, L., Dueck, G.W., Drechsler, R.: RevLib: an online resource for reversible functions and reversible circuits. In: Int\u2019l Symp. on Multi-Valued Logic, pp. 220\u2013225 (2008), RevLib is available at http:\/\/www.revlib.org","DOI":"10.1109\/ISMVL.2008.43"}],"container-title":["Lecture Notes in Computer Science","Reversible Computation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-38986-3_18","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,26]],"date-time":"2022-02-26T19:49:25Z","timestamp":1645904965000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-38986-3_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642389856","9783642389863"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-38986-3_18","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013]]}}}